

500-kHz Half-Bridge DC-DC Converter With Integrated Secondary Synchronous Rectification Drivers

FEATURES

- ETSI 300 132-2 Compliant
- 12-V to 72-V Input Voltage Range
- Integrated Half Bridge Primary Drivers (1-A Drive Capability)
- Secondary Synchronous Signals With Programmable Deadtime Delay
- Voltage Mode Control
- Voltage Feedforward Compensation
- High Voltage Pre-Regulator Operates During Start-Up
- Current Sensing On Low-Side Primary Device
- Frequency Foldback Eliminates Constant Current Tail

- Advanced Maximum Current Control During Start-Up and Shorted Load
- Low Input Voltage Detection
- Programmable Soft-Start Function
- Over Temperature Protection

APPLICATIONS

- Network Cards
- Power Supply Modules

DESCRIPTION

Si9122 is a dedicated half-bridge IC ideally suited to fixed telecom applications where efficiency is required at low output voltages (e.g. <math><3.3\text{ V}</math>). Designed to operate within the fixed telecom voltage range 33-72 V and 100 V, 100 ms compliant, the IC is capable of controlling and driving both the low and high-side switching devices of a half bridge circuit and also controlling the switching devices on the secondary side of the bridge. Due to the very low on-resistance of the secondary MOSFETs, a significant increase in the efficiency can be achieved as compared with conventional Schottky diodes. Control of the secondary devices is by means of a pulse transformer and a pair of inverters. Such a system has efficiencies well in excess of 90% even for low output voltages.

On-chip control of the dead time delays between the primary and secondary synchronous signals keep efficiencies high and prevent accidental destruction of the power transformer. An external resistor sets the switching frequency from 200 kHz to 600 kHz.

Si9122 has advanced current monitoring and control circuitry which allow the user to set the maximum current in the primary circuit. Such a feature acts as protection against output shorting and also provides constant current into large capacitive loads during start-up or when paralleling power supplies. Current sensing is by means of a sense resistor on the low-side primary device.


FUNCTIONAL BLOCK DIAGRAM


Figure 1.

TECHNICAL DESCRIPTION

Si9122 is a voltage mode controller for the half-bridge topology. With 100-V depletion mode MOSFET capability, the Si9122 is capable of powering directly from the high voltage bus to V_{CC} through an external PNP pass transistor, or may be powered through an external regulator directly through the V_{CC} pin. With PWM control, Si9122 provides peak efficiency throughout the entire line and load range. In order to simplify the traditional secondary synchronous rectification, Si9122 provides intelligent gate drive signals to control the secondary MOSFETs. With independent gate drive signals from the controller, transformer design is no longer limited by the gate to a source rating of the MOSFETs. Si9122 provides constant V_{GS} voltage, independent of line voltage to minimize the gate charge loss as well as conduction loss. A break-before-make

function is included to prevent shoot through current or transformer shorting. Adjustable BBM time is incorporated into the IC and is programmable by external resistor value.

Si9122 is available in [TSSOP-20 and SOIC-20](#) pin packages. In order to satisfy the stringent ambient temperature requirements, Si9122 is rated to handle the industrial temperature range of -40 to 85°C . When a situation arises which results in a rapid increase in primary (or secondary current) such as output shorted or start-up with a large output capacitor, control of the PWM generator is handed over to the current loop. Monitoring of the load current is by means of a sense resistor on the primary low-side switch.

DETAILED BLOCK DIAGRAM




Figure 2.



ABSOLUTE MAXIMUM RATINGS (ALL VOLTAGES REFERENCED TO GND = 0 V)

V_{IN} (Continuous)	75 V	Storage Temperature	-65 to 150°C
V_{IN} (100 ms)	100 V	Operating Junction Temperature	125°C
V_{CC}	14.5 V	Power Dissipation ^a	
V_{BST}	90 V	TSSOP-20	850 mW
V_{LX}	75 V	SOIC-20	1100 mW
$V_{BST} - V_{LX}$	15 V	Thermal Impedance (Θ_{JA})	
V_{REF}, R_{OSC}	-0.3 V to $V_{CC} + 0.3$ V	TSSOP-20 ^b	75°C/W
Logic Inputs	-0.3 V to $V_{CC} + 0.3$ V	SOIC-20 ^c	56°C/W
Linear Inputs	-0.3 V to $V_{CC} + 0.3$ V	Notes	
HV Pre-Regulator Input Current (continuous)	5 mA	a. Device mounted on JEDEC compliant 1S2P test board..	
		b. Derate -1.4 mW/°C above 25°C.	
		c. Derate -1.8 mW/°C above 25°C.	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE (ALL VOLTAGES REFERENCED TO GND = 0 V)

V_{IN}	12 to 72 V	C_{REF}	0.1 μ F
$C_{VIN1} \parallel C_{VIN2}$	100 μ F/ESR \leq 100 m Ω , 0.1 μ F	C_{BOOST}	0.1 μ F
V_{CC} Operating	10 to 13.2 V	C_{LOAD}	150 μ F
C_{VCC}	4.7 μ F	Linear Inputs	0 to $V_{CC} - 2$ V
f_{OSC}	200 to 600 kHz	Digital Inputs	0 to V_{CC}
R_{OSC}	24 to 72 k Ω	Reference Voltage Output Current	0 to 2.5 mA
R_{BBM}	15 to 50 k Ω		

SPECIFICATIONS^a

Parameter	Symbol	Test Conditions Unless Otherwise Specified $F_{NOM} = 500$ kHz, $V_{IN} = 72$ V $V_{INDET} = 7.2$ V; 10 V $\leq V_{CC} \leq 13.2$ V	Limits -40 to 85°C			Unit
			Min ^b	Typ ^c	Max ^b	
Reference (3.3 V)						
Output Voltage	V_{REF}	$V_{CC} = 12$ V, 25°C Load = 0 mA	3.2	3.3	3.4	V
Short Circuit Current	I_{SREF}	$V_{REF} = 0$ V			-50	mA
Load Regulation	dVr/dI_r	$I_{REF} = 0$ to -2.5 mA		-30	-75	mV
Power Supply Rejection	PSRR	@ 100Hz		60		dB
Oscillator						
Accuracy (1% R_{OSC})		$R_{OSC} = 30$ k Ω , $F_{NOM} = 500$ kHz	-20		20	%
Max Frequency	F_{MAX}	$R_{OSC} = 24$ k Ω		600		kHz
Foldback Frequency ^d	F_{FOBK}	$F_{NOM} = 500$ kHz, $V_{CS2} - V_{CS1} > 150$ mV		100		kHz
Error Amplifier						
Input Bias Current	I_{BIAS}	$V_{EP} = 0$ V	-40		-15	μ A
Gain	A_V			-2.2		
Bandwidth	BW			5		MHz
Power Supply Rejection	PSRR	@ 100Hz		60		dB
Slew Rate	SR			0.5		V/ μ s
Current Sense Amplifier						
Input Voltage CM Range	V_{CM}	$V_{CS1} - GND, V_{CS2} - GND$		± 150		mV
Input Amplifier Gain	A_{VOL}			17.5		dB
Input Amplifier Bandwidth	BW			5		MHz
Input amplifier Offset Voltage	V_{OS}			± 5		mV

SPECIFICATIONS ^a							
Parameter	Symbol	Test Conditions Unless Otherwise Specified $F_{NOM} = 500 \text{ kHz}$, $V_{IN} = 72 \text{ V}$ $V_{INDET} = 7.2 \text{ V}$; $10 \text{ V} \leq V_{CC} \leq 13.2 \text{ V}$		Limits -40 to 85°C			Unit
				Min ^b	Typ ^c	Max ^b	
Current Sense Amplifier							
CL_CONT Current	I _{CL_CONT}	dV _{CS} = 0			120		μA
		dV _{CS} = 100 mV			0		
		dV _{CS} = 170 mV			>2		mA
Lower Current Limit Threshold	V _{TLCL}	I _{PD} = I _{PU} - I _{CL_CONT} = 0 See Figure 6			100		mV
Upper Current Limit Threshold	V _{THCL}	I _{PD} > 2 mA			150		
Hysteresis		I _{PU} < 500 μA			-50		
CL_CONT Clamp Level	C _{L_CONT(min)}	I _{PU} = 500 μA		0.6		1.5	V
PWM Operation							
Duty Cycle ^e	D _{MAX}	500 kHz	V _{EP} = 0 V	90	92	95	%
	D _{MIN}		V _{EP} = 1.75 V		<15		
		V _{CS2} - V _{CS1} > 150 mV			3		
Pre-Regulator							
Input Voltage	+V _{IN}	I _{IN} = 10 μA				72	V
Input Leakage Current	I _{LKG}	V _{IN} = 72 V, V _{CC} > V _{REG}				10	μA
Regulator Bias Current	I _{REG1}	V _{IN} = 72 V, V _{INDET} < V _{SD}			86	200	
	I _{REG2}	V _{IN} = 72 V, V _{INDET} > V _{REF}			8	14	mA
Regulator_Comp	I _{SOURCE}	V _{CC} = 12 V		-29	-19	-9	μA
	I _{SINK}			50	82	110	
Pre-Regulator Drive Capacity	I _{START}	V _{CC} < V _{REG}		20			mA
V _{CC} Pre-Regulator Turn Off Threshold Voltage	V _{REG1}	V _{INDET} > V _{REF}	T _A = 25°C	7.4	9.1	10.4	V
	V _{REG2}			V _{INDET} = 0 V	8.5	9.1	
Undervoltage Lockout	V _{UVLO}	V _{CC} Rising	T _A = 25°C	7.15	8.8	9.8	
				8.1	8.8	9.3	
V _{UVLO} Hysteresis ^g	V _{UVLOHYS}				0.5		
Soft-Start							
Soft-Start Current Output	I _{SS}	Start-Up Condition		12	20	28	μA
Soft-Start Completion Voltage	V _{SS_COMP}	Normal Operation		7.35	8.05	8.85	V
Shutdown							
V _{INDET} Shutdown FN	V _{SD}	V _{INDET} Rising		350	550	720	mV
V _{INDET} Hysteresis		V _{INDET}			200		
V_{INDET} Input Threshold Voltages							
V _{INDET} - V _{IN} Under Voltage	V _{UV}	V _{INDET} Rising		3.13	3.3	3.46	V
V _{INDET} Hysteresis		V _{INDET}			0.3		
Over Temperature Protection							
Activating Temperature		T _A Increasing			160		°C
De-Activating Temperature		T _A Decreasing			130		
Converter Supply Current (V_{CC})							
Shutdown	I _{CC1}	Shutdown, V _{INDET} = 0 V		50		350	μA
Switching Disabled	I _{CC2}	V _{INDET} < V _{REF}		4	8	12	mA
Switching w/o Load	I _{CC3}	V _{INDET} > V _{REF} , F _{NOM} = 500 kHz		5	10	14	
Switching with C _{LOAD}	I _{CC4}	V _{CC} = 12 V, C _{DH} /C _{DL} = 3 nF C _{SRH} /C _{SRL} = 0.3 nF			21		
Output MOSFET DH Driver (High-Side)							



SPECIFICATIONS ^a						
Parameter	Symbol	Test Conditions Unless Otherwise Specified $F_{NOM} = 500 \text{ kHz}$, $V_{IN} = 72 \text{ V}$ $V_{INDET} = 7.2 \text{ V}$; $10 \text{ V} \leq V_{CC} \leq 13.2 \text{ V}$	Limits -40 to 85°C			Unit
			Min ^b	Typ ^c	Max ^b	
Output MOSFET DH Driver (High-Side)						
Output High Voltage	V_{OH}	Sourcing 10 mA	$V_{BST} - 0.3$			V
Output Low Voltage	V_{OL}	Sinking 10 mA			$V_{LX} + 0.3$	
Boost Current	I_{BST}	$V_{LX} = 72 \text{ V}$, $V_{BST} = V_{LX} + V_{CC}$	1.3	1.9	2.7	mA
L_X Current	I_{LX}	$V_{LX} = 72 \text{ V}$, $V_{BST} = V_{LX} + V_{CC}$	-1.1	-0.7	-0.4	
Peak Output Source	I_{SOURCE}	$V_{CC} = 10 \text{ V}$		-1.0	-0.75	A
Peak Output Sink	I_{SINK}		0.75	1.0		
Rise Time	t_r	$C_{DH} = 3 \text{ nF}$		35		ns
Fall Time	t_f			35		
Output MOSFET DLDriver (Low-Side)						
Output High Voltage	V_{OH}	Sourcing 10 mA	$V_{CC} - 0.3$			V
Output Low Voltage	V_{OL}	Sinking 10 mA			0.3	
Peak Output Source	I_{SOURCE}	$V_{CC} = 10 \text{ V}$		-1.0	-0.75	A
Peak Output Sink	I_{SINK}		0.75	1.0		
Rise Time	t_r	$C_{DL} = 3 \text{ nF}$		35		ns
Fall Time	t_f			35		
Synchronous Rectifier (SRH, SRL) Drivers						
Output High Voltage	V_{OH}	Sourcing 10 mA	$V_{CC} - 0.4$			V
Output Low Voltage	V_{OL}	Sinking 10 mA			0.4	
Break-Before-Make Time	t_{BBM1}	$T_A = 25^\circ\text{C}$, $R_{BBM} = 33 \text{ k}\Omega$, See Figure 3		45		ns
	t_{BBM2}			50		
	t_{BBM3}	$T_A = 25^\circ\text{C}$, $R_{BBM} = 33 \text{ k}\Omega$, $L_X = 72 \text{ V}$		30		
	t_{BBM4}			55		
Peak Output Source	I_{SOURCE}	$V_{CC} = 10 \text{ V}$		-100		mA
Peak Output Sink	I_{SINK}			100		
Rise Time	t_r	$C_{SRH} = C_{SRL} = 0.3 \text{ nF}$		35		ns
Fall Time	t_f			35		
Voltage Mode						
Error Amplifier	t_{d1DH}	Input to high-side switch off		< 200		ns
	t_{d2DL}	Input to low-side switch off		< 200		
Current Mode						
Current Amplifier	t_{d3DH}	Input to high-side switch off		< 200		ns
	t_{d4DL}	Input to low-side switch off		< 200		


Notes

- a. Refer to PROCESS OPTION FLOWCHART for additional information.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum (-40° to 85°C).
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. F_{MIN} when V_{CL_CONT} at clamp level. Typical foldback frequency change +20%, -30% over temperature.
- e. Measured on SRL or SRH outputs.
- f. See Figure 3 for BBM definition.
- g. V_{UVLO} tracks V_{REG1} by a diode drop



PIN CONFIGURATION

Si9122DQ (TSSOP-20)
Si9122DW (SOIC-20)



ORDERING INFORMATION

Part Number	Temperature Range	Package
Si9122DQ-T1	-40 to 85°C	Tape and Reel
Si9122DQ		Bulk
Si9122DW-T1		Tape and Reel
Si9122DW		Bulk

Eval Kit	Temperature Range	Board Type
Si9122DB Issue 3	-10 to 70°C	Surface Mount and Thru-Hole

PIN DESCRIPTION

Pin Number	Name	Function
1	V _{IN}	Input supply voltage for the start-up circuit.
2	REG_COMP	Control signal for an external pass transistor.
3	V _{CC}	Supply voltage for internal circuitry
4	V _{REF}	3.3-V reference, decoupled with 1-μF capacitor
5	GND	Ground
6	R _{OSC}	External resistor connection to oscillator
7	EP	Voltage control input
8	V _{INDET}	V _{IN} under voltage detect and shutdown function input. Shuts down or disables switching when V _{INDET} falls below preset threshold voltages and provides the feed forward voltage.
9	CS1	Current limit amplifier negative input
10	CS2	Current limit amplifier positive input
11	C _{L_CONT}	Current limit compensation
12	BBM	Programmable Break-Before-Make time connection to an external resistor to set time delay
13	SS	Soft-Start control - external capacitor connection
14	S _{R_L}	Signal transformer drive, sequenced with the primary side.
15	S _{R_H}	Signal transformer drive, sequenced with the primary side.
16	PGND	Power ground.
17	D _L	Low-side gate drive signal – primary
18	L _X	High-side source and transformer connection node
19	D _H	High-side gate drive signal – primary
20	BST	Bootstrap voltage to drive the high-side n-channel MOSFET switch




Figure 4. Detailed Functional Block

DETAILED OPERATION

Start-Up

When V_{IN2} rises above 0 V, the internal pre-regulator begins to charge up the V_{CC} capacitor. Current into the external V_{CC} capacitor is limited to typically 40 mA by the internal DMOS device. When V_{CC} exceeds the UVLO voltage of 8.8 V a soft-start cycle of the switch mode supply is initiated. The V_{CC} supply continues to be charged by the pre-regulator until V_{CC} equals V_{REG} . During this period, between V_{UVLO} and V_{REG} , excessive load current will result in V_{CC} falling below V_{UVLO} and stopping switch mode operation. This situation is avoided by the hysteresis between V_{REG} and V_{UVLO} and correct sizing

of the V_{CC} capacitor, bootstrap capacitor and the soft-start capacitor. The value of the V_{CC} capacitor should therefore be chosen to be capable of maintaining switch mode operation until the V_{CC} can be supplied from the external circuit (e.g via a power transformer winding and zener regulator). Feedback from the output of the switch mode supply charges V_{CC} above V_{REG} and fully disconnects the pre-regulator, isolating V_{CC} from V_{IN} . V_{CC} is then maintained above V_{REG} for the duration of switch mode operation. In the event of an over voltage condition on V_{CC} , an internal voltage clamp turns on at 14.5 V to shunt excessive current to GND.

Care needs to be taken if there is a delay prior to the external circuit feeding back to the V_{CC} supply. To prevent excessive power dissipation within the IC it is advisable to use an external PNP device. A pin has been incorporated on the IC, (REG_COMP) to provide compensation when employing the external device. In this case the V_{IN} pin is connected to the base of the PNP device and controls the current, while the REG_COMP pin determines the frequency compensation of the circuit. To understand the operation please refer to [Figure 5](#).

The soft-start circuit is designed to the dc-dc converter to start-up in an orderly manner and reduce component stress on the IC. This feature is programmable by selecting an external C_{SS} . An internal 20- μ A current source charges C_{SS} from 0 V to the final clamped voltage of 8 V. In the event of UVLO or shutdown, V_{SS} will be held low (<1 V) disabling driver switching. To prevent oscillations, a longer soft-start time may be needed for high capacitive loads and high peak output current applications.

V_{SS} has a predictable +1.25-mV/C temperature coefficient and can be used to continuously monitor the junction temperature of the IC for a given power dissipation.

Reference

The reference voltage of Si9122 is set at 3.3 V. The reference voltage is de-coupled externally with 0.1- μ F capacitor. The V_{REF} voltage is 0 V in shutdown mode and has 50-mA source capability.

Voltage Mode PWM Operation

Under normal load conditions, the IC operates in voltage mode and generates a fixed frequency pulse width modulated signal to the drivers. Duty cycle is controlled over a wide range to maintain output voltage under line and load variation. Voltage feed forward is also included to take account of variations in supply voltage V_{IN} .

In the half-bridge topology requiring isolation between output and input, the reference voltage and error amplifier must be supplied externally, usually on the secondary side. The error information is thus passed to the power controller through an opto-coupling device. This information is inverted, hence 0 V represents the maximum duty cycle, whilst 2 V represents minimum duty cycle. The error information enters the IC via pin EP, and is passed to the PWM generator via an inverter amplifier. The relationship between Duty cycle and V_{EP} is shown in the Typical Characteristic Graph, [Duty Cycle vs. \$V_{EP}\$ 25°C](#), page 13. Voltage feedforward is implemented by taking the attenuated V_{IN} signal at V_{INDET} and directly modulating the duty cycle. The relationship between Duty cycle and V_{INDET} is shown in the Typical Characteristic Graph, [Duty Cycle vs. \$V_{INDET}\$](#) , page 12.

At start-up, i.e. once V_{CC} is greater than V_{UVLO} , switching is initiated under soft-start control which increases pulse width

linearly from D_{MIN} to D_{MAX} over the soft-start period. Start-up from a V_{INDET} power down is also initiated under soft-start control.

Half-Bridge and Synchronous Rectification Timing Sequence

The PWM signal generated within the IC controls the low and high-side bridge drivers on alternative cycles. A period of inactivity always results after initiation of the soft-start cycle until the soft-start voltage reaches approximately 1.2 V and PWM generated switching begins. The first bridge driver to switch is always the low-side, D_L as this allows charging of the high-side boost capacitor.

The timing and coordination of the drives to the primary and secondary stages is very important and shown in [Figure 3](#). It is essential to avoid the situation where both of the secondary MOSFETs are on when either the high or the low-side switch are active. In this situation the transformer would effectively be presented with a short across the output. To avoid this, a dedicated break-before-make circuit is included which will generate non overlapping waveforms for the primary and the secondary drive signals. This is achieved by a programmable timer which delays the switching on of the primary driver relative to the switching off of the related secondary and subsequently delays the switching on of the secondary relative to the switching off of the related primary.

Typical variation in the BBM3 and BBM4 delay with L_X voltage is shown in graphs BBM3, 4 and for $R_{BBM} = 22 \text{ k}\Omega$. This is due to a reduction in propagation delay through the high-side driver path as the L_X voltage increases and must be considered in setting the delay for the system level design. Variation of BBM time with R_{BBM} is shown in graph BBM1 to 4 vs. R_{BBM} .

Primary High- and Low-Side MOSFET Drivers

The drive voltage for the low-side MOSFET switch is provided directly from the IC ($=V_{CC}$). The high-side MOSFET however requires the gate voltage to be enhanced above V_{IN} . This is achieved by bootstrapping the V_{CC} voltage onto the L_X voltage (the high-side MOSFET source). In order to provide the bootstrapping an external diode and capacitor are required as shown on the application schematic. The capacitor will charge up after the low-side driver has turned on. The switch gate drive signals D_H and D_L are shown in [Figure 3](#).

Secondary MOSFET Drivers

The secondary side MOSFETs are driven from the IC via a center tapped pulse transformer and inverter drivers. The waveforms from the IC SRH and SRL are shown in [Figure 3](#). Of importance is the relative voltage between SRH and SRL, i.e. that which is presented across the primary of the pulse transformer. When both potentials of SRL and SRH are equal then by the action of the inverting driver both secondary MOSFETs are left on.

Oscillator

The oscillator is designed to operate at a nominal frequency of 500 kHz. The 500-kHz operating frequency allows the converter to minimize the inductor and capacitor size, improving the power density of the converter. The oscillator and therefore the switching frequency is programmable by attaching a resistor to the R_{OSC} pin. Under overload conditions the oscillator frequency is reduced by the current overload protection to enable a constant current to be maintained into a low impedance circuit.

Current Limit

Current mode control providing constant current operation is achieved by monitoring the differential voltage between the CS1 and CS2 pins which are connected across a primary low-side sense resistor. Once this differential voltage exceeds the 100-mV trigger point, the voltage on the C_{L_CONT} pin is pulled lower at a rate proportional to the excess voltage and the value of the external capacitor connected between the C_{L_CONT} pin and ground. If the voltage between CS1 and CS2 exceeds 150 mV the C_{L_CONT} capacitor is discharged rapidly resulting in minimum duty cycle and frequency immediately.

Lowering the C_{L_CONT} voltage results in PWM control of the output drive being taken over by the current limit control loop. Current control works to initially reduce the switching duty cycle down to D_{MIN} (12.5%). Further reduction in the duty cycle is accompanied by a reduction in switching frequency at a rate proportional to the duty cycle. This prevents the on time of the primary drivers reducing below 100 nS and avoiding a current tail. Frequency reduction occurs to a maximum of one fifth of the nominal frequency.

With constant current mode control of on time and reduced frequency, protection of the MOSFET switches is increased during fault conditions. Minimum duty cycle and reduced frequency switching continues for the duration of the fault condition. The converter reverts to voltage mode operation immediately whenever the primary current fails to reach the limit level. C_{L_CONT} clamps to 6.5 V when not in current limit.

The soft-start function does not apply under current limit as this would constitute hiccup mode operation.




Figure 6. Current Limit Circuit

V_{IN} Voltage Monitor $-V_{INDET}$

The chip provides a means of sensing the voltage of V_{IN} , and withholding operation of the output drivers until a minimum voltage of V_{REF} (3.3 V, 300-mV hysteresis), is achieved. This is achieved by choosing an appropriate resistive tap between the ground and V_{IN} , and comparing this voltage with the reference voltage. When the applied voltage is greater than V_{REF} , the output drivers are activated as normal. V_{INDET} also provides the input to the voltage feed forward function.

However, if the divided voltage applied to the V_{INDET} pin is greater than $V_{CC} - 0.3$ V, the high-side driver, D_H , will stop switching until the voltage drops below $V_{CC} - 0.3$ V. Thus, the resistive tap on the V_{IN} divider must be set to accommodate the normal V_{CC} operating voltage to avoid this condition. Alternatively, a zener clamp diode from V_{INDET} to GND may also be used.

Shutdown Mode

If V_{INDET} is forced below the lower threshold, a minimum of 470 mV (V_{SD}), the device will enter SHUTDOWN mode. This powers down all unnecessary functions of the controller, ensures that the primary switches are off and results in a low level current demand from the V_{IN} or V_{CC} supplies.
















Figure 5. High-Voltage Pre-Regulator Circuit

TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS


Duty Cycle vs. V_{EP} 25°C, $V_{INDET} = 3.75\text{ V}, 7.2\text{ V}$



I_{OUT} vs. R_{LOAD} ($V_{IN} = 7.2\text{ V}$)



Current Sense Duty Cycle vs. V_{CLCONT}
 $V_{INDET} = 7.2\text{ V } 25^\circ\text{C}$



TYPICAL WAVEFORMS

Figure 7. Foldback Mode, $R_L = 0.02 \Omega$




Figure 8. Normal Mode, $R_L = 0.1 \Omega$




Figure 9. V_{CC} Ramp-Up




Figure 10. Over Load Recovery—Minimum Overshoot




Figure 11. Effective BBM—Measured On Secondary





Figure 12. Drive Waveforms





DEMONSTRATION BOARD SCHEMATIC DIAGRAM

