



DAC8043

CMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 12-BIT ACCURACY IN 8-PIN SOIC
- FAST 3-WIRE SERIAL INTERFACE
- LOW INL AND DNL: $\pm 1/2$ LSB max
- GAIN ACCURACY TO ± 1 LSB max
- LOW GAIN TEMPCO: 5ppm/ $^{\circ}$ C max
- OPERATES WITH +5V SUPPLY
- TTL/CMOS COMPATIBLE
- ESD PROTECTED

APPLICATIONS


- AUTOMATIC CALIBRATION
- MOTION CONTROL
- MICROPROCESSOR CONTROL SYSTEMS
- PROGRAMMABLE AMPLIFIER/
ATTENUATORS
- DIGITALLY CONTROLLED FILTERS

DESCRIPTION

The DAC8043 is a 12-bit current output multiplying digital-to-analog converter (DAC) that is packaged in a space-saving, surface-mount 8-pin SOIC. Its 3-wire serial interface saves additional circuit board space which results in low power dissipation. When used with microprocessors having a serial port, the DAC8043 minimizes the digital noise feedthrough from its input to output. The serial port can be used as a dedicated analog bus and kept inactive while the DAC8043 is in use. Serial interfacing reduces the complexity of opto or transformer isolation applications.

The DAC8043 contains a 12-bit serial-in, parallel-out shift register, a 12-bit DAC register, a 12-bit CMOS DAC, and control logic. Serial input (SRI) data is clocked into the input register on the rising edge of the clock (CLK) pulse. When the new data word had been clocked in, it is loaded into the DAC register by taking the \overline{LD} input low. Data in the DAC register is converted to an output current by the D/A converter.

The DAC8043 operates from a single +5V power supply which makes the DAC8043 an ideal low power, small size, high performance solution for several applications.



SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

At $V_{DD} = +5V$; $V_{REF} = +10V$; $I_{OUT} = GND = 0V$; $T_A =$ Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	DAC8043U			DAC8043UC			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
STATIC PERFORMANCE									
Resolution	N		12			12			Bits
Nonlinearity ⁽¹⁾	INL				±1			±1/2	LSB
Differential Nonlinearity ⁽²⁾	DNL				±1			±1/2	LSB
Gain Error ⁽³⁾	FSE	$T_A = +25^\circ C$ $T_A =$ Full Temp Range			±2			±1	LSB
Gain Tempco ⁽⁵⁾	TC_{FSE}				±5			±5	ppm/ $^\circ C$
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$ $T_A = +25^\circ C$		±0.0006	±0.002		±0.0006	±0.002	%/%
Output Leakage Current ⁽⁴⁾	I_{LKG}	$T_A =$ Full Temp Range			±5			±5	nA
Zero Scale Error ^(7, 12)	I_{ZSE}	$T_A = +25^\circ C$ $T_A =$ Full Temp Range			±100			±25	nA
Input Resistance ⁽⁸⁾	R_{IN}		7	11	15	7	11	15	k Ω
AC PERFORMANCE									
Output Current Settling Time ^(5, 6)	t_S	$T_A = +25^\circ C$		0.25	1		0.25	1	μs
Digital-to-Analog Glitch Energy ^(5, 10)	Q	$V_{REF} = 0V$ $I_{OUT} =$ Load = 100 Ω $C_{EXT} = 13pF$		2	20		2	20	nVs
Feedthrough Error ^(5, 11) (V_{REF} to I_{OUT})	FT	DAC Register Loaded Alternately with all 0s and all 1s $V_{REF} = 20Vp-p$ at $f = 10kHz$ Digital Input = 0000 0000 0000 $T_A = +25^\circ C$		0.7	1		0.7	1	mVp-p
Total Harmonic Distortion ⁽⁵⁾	THD	$V_{REF} = 6V_{RMS}$ at 1kHz DAC Register Loaded with all 1s		-85			-85		dB
Output Noise Voltage Density ^(5, 13)	e_N	10Hz to 100kHz Between R_{FB} and I_{OUT}			17			17	nV/ \sqrt{Hz}
DIGITAL INPUTS									
Digital Input High	V_{IH}		2.4			2.4			V
Digital Input Low	V_{IL}				0.8			0.8	V
Input Leakage Current ⁽⁹⁾	I_{IL}	$V_{IN} = 0V$ to +5V			±1			±1	μA
Input Capacitance ^(5, 11)	C_{IN}	$V_{IN} = 0V$			8			8	pF
ANALOG OUTPUTS									
Output Capacitance ⁽⁵⁾	C_{OUT}	Digital Inputs = V_{IH} Digital Inputs = V_{IL}			110 80			110 80	pF pF
TIMING CHARACTERISTICS^(5, 14)									
Data Setup Time	t_{DS}	$T_A =$ Full Temperature Range	40			40			ns
Data Hold Time	t_{DH}	$T_A =$ Full Temperature Range	80			80			ns
Clock Pulse Width High	t_{CH}	$T_A =$ Full Temperature Range	90			90			ns
Clock Pulse Width Low	t_{CL}	$T_A =$ Full Temperature Range	120			120			ns
Load Pulse Width	t_{LD}	$T_A =$ Full Temperature Range	120			120			ns
LSB Clock into Input Register to Load DAC Register Time	t_{ASB}	$T_A =$ Full Temperature Range	0			0			ns
POWER SUPPLY									
Supply Voltage	V_{DD}		4.75	5	5.25	4.75	5	5.25	V
Supply Current	I_{DD}	Digital Inputs = V_{IH} or V_{IL} Digital Inputs = 0V or V_{DD}			500 100			500 100	μA μA

NOTES: (1) ±1/2 LSB = ±0.012% of Full Scale. (2) All grades are monotonic to 12-bits over temperature. (3) Using internal feedback resistor. (4) Applies to I_{OUT} . All digital inputs = 0V. (5) Guaranteed by design and not tested. (6) I_{OUT} Load = 100 Ω , $C_{EXT} = 13pF$, digital input = 0V to V_{DD} or V_{DD} to 0V. Extrapolated to 1/2 LSB: t_S = propagation delay (t_{PD}) + 9τ where τ = measured time constant of the final RC decay. (7) $V_{REF} = +10V$, all digital inputs = 0V. (8) Absolute temperature coefficient is less than ±50ppm/ $^\circ C$. (9) Digital inputs are CMOS gates: I_{IN} is typically 1nA at +25 $^\circ C$. (10) $V_{REF} = 0V$, all digital inputs = 0V to V_{DD} or V_{DD} to 0V. (11) All digital inputs = 0V. (12) Calculated from worst case R_{REF} : I_{ZSE} (in LSBs) = $(R_{REF} \times I_{LKG} \times 4096) / V_{REF}$. (13) Calculations from $e_N = \sqrt{4K TRB}$ where: K = Boltzmann constant, J/ $^\circ K$, R = resistance, Ω . T = Resistor temperature, $^\circ K$, B = bandwidth, Hz. (14) Tested at $V_{IN} = 0V$ or V_{DD} .

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

WAFER TEST LIMITS

At $V_{DD} = +5V$; $V_{REF} = +10V$; $I_{OUT} = GND = 0V$; $T_A = +25^\circ C$.

PARAMETER	SYMBOL	CONDITIONS	LIMIT	DAC8043 UNITS
STATIC ACCURACY				
Resolution	N		12	Bits min
Integral Nonlinearity	INL		± 1	LSB max
Differential Nonlinearity	DNL		± 1	LSB max
Gain Error	G_{FSE}	Using Internal Feedback Resistor	± 2	LSB max
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$	± 0.002	%/% max
Output Leakage Current (I_{OUT})	I_{LKG}	Digital Inputs = V_{IL}	± 5	nA max
REFERENCE INPUT				
Input Resistance	R_{IN}		7/15	k Ω min/max
DIGITAL INPUTS				
Digital Input HIGH	V_{IH}	$V_{IN} = 0V$ to V_{DD}	2.4	V min
Digital Input LOW	V_{IL}		0.8	V max
Input Leakage Current	I_{IL}		± 1	μA max
POWER SUPPLY				
Supply Current	I_{DD}	Digital Inputs = V_{IH} or V_{IL}	500	μA max
		Digital Inputs = $0V$ to V_{DD}	100	μA max

NOTE: Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

ABSOLUTE MAXIMUM RATINGS

V_{DD} to GND	0V, +7V
V_{REF} to GND	$\pm 25V$
V_{RFB} to GND	$\pm 25V$
Digital Input Voltage Range	-0.3V to V_{DD}
Output Voltage (Pin 3)	-0.3 V to V_{DD}
Operating Temperature Range	
AD	0°C to +70°C
U, UC	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
θ_{JA}	+100°C/W
θ_{JC}	+42°C/W


CAUTION: 1. Do not apply voltages higher than V_{DD} or less than GND potential on any terminal except V_{REF} (Pin 1) and R_{FB} (Pin 2). 2. The digital control inputs are ESD protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use. 3. Use proper anti-static handling procedures. 4. Absolute Maximum Ratings apply to both packaged devices. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

PACKAGE/ORDERING INFORMATION

PRODUCT	INL	TEMPERATURE RANGE	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
DAC8043U	1LSB	-40°C to +85°C	8-pin SOIC	182
DAC8043UC	1/2LSB	-40°C to +85°C	8-pin SOIC	182

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

PIN CONFIGURATION



ELECTROSTATIC DISCHARGE SENSITIVITY


Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

Digital Inputs: All digital inputs of the DAC8043 incorporate on-chip ESD protection circuitry. This protection is designed and has been tested to withstand five 2500V positive and negative discharges (100pF in series with 1500 Ω) applied to each digital input.







Analog Pins: Each analog pin has been tested to Burr-Brown's analog ESD test consisting of five 1000V positive and negative discharges (100pF in series with 1500 Ω) applied to each pin. V_{REF} and R_{FB} show some sensitivity.

WRITE CYCLE TIMING DIAGRAM



TYPICAL PERFORMANCE CURVES

At $V_{DD} = +5V$; $V_{REF} = +10V$; $I_{OUT} = GND = 0V$; $T_A = \text{Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.}$



DISCUSSION OF SPECIFICATIONS

RELATIVE ACCURACY

This term, also known as end point linearity or integral linearity, describes the transfer function of analog output to digital input code. Relative accuracy describes the deviation from a straight line, after zero and full scale errors have been adjusted to zero.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the deviation from an ideal 1LSB change in the output when the input code changes by 1LSB. A differential nonlinearity specification of 1LSB maximum guarantees monotonicity.

GAIN ERROR

Gain error is the difference between the full-scale DAC output and the ideal value. The ideal full scale output value for the DAC8043 is $-(4095/4096)V_{REF}$. Gain error may be adjusted to zero using external trims as shown in Figure 4.

OUTPUT LEAKAGE CURRENT

The current which appears at I_{OUT} with the DAC loaded with all zeros.

OUTPUT CAPACITANCE

The parasitic capacitance measured from I_{OUT} to GND.

FEEDTHROUGH ERROR

The AC output error due to capacitive coupling from V_{REF} to I_{OUT} with the DAC loaded with all zeros.

OUTPUT CURRENT SETTling TIME

The time required for the output current to settle to within $\pm 0.01\%$ of final value for a full scale step.

DIGITAL-TO-ANALOG GLITCH ENERGY

The integrated area of the glitch pulse measured in nanovolt-seconds. The key contributor to digital-to-analog glitch is charge injected by digital logic switching transients.

CIRCUIT DESCRIPTION

Figure 1 shows a simplified schematic of a DAC8043. The current from the V_{REF} pin is switched between I_{OUT} and GND by 12 single-pole double-throw CMOS switches. This main-




FIGURE 1. Simplified Circuit Diagram for the DAC.

tains a constant current in each leg of the ladder regardless of the input code. The input resistance at V_{REF} is therefore constant and can be driven by either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to $\pm 20V$.

A CMOS switch transistor, included in series with the ladder terminating resistor and in series with the feedback resistor, R_{FB} , compensates for the temperature drift of the ON resistance of the ladder switches.

Figure 2 shows an equivalent circuit for the DAC. C_{OUT} is the output capacitance due to the N-channel switches and varies from about 80pF to 110pF with digital input code. The current source I_{LKG} is the combination of surface and junction leakages to the substrate. I_{LKG} approximately doubles every $10^{\circ}C$. R_O is the equivalent output resistance of the D/A and it varies with input code.




FIGURE 2. Equivalent Circuit for the DAC.

INSTALLATION

ESD PROTECTION

All digital inputs of the DAC8043 incorporate on-chip ESD protection circuitry. This protection is designed to withstand 2.5kV (using the Human Body Model, 100pF and 1500 Ω). However, industry standard ESD protection methods should be used when handling or storing these components. When not in use, devices should be stored in conductive foam or rails. The foam or rails should be discharged to the destination socket potential before devices are removed.

POWER SUPPLY CONNECTIONS

The DAC8043 is designed to operate on $V_{DD} = +5V \pm 5\%$. For optimum performance and noise rejection, power supply decoupling capacitors C_D should be added as shown in the application circuits. These capacitors (1 μ F tantalum recommended) should be located close to the D/A. Output op amp analog common (+ input) should be connected as near to the GND pins of the DAC8043 as possible.

WIRING PRECAUTIONS

To minimize AC feedthrough when designing a PC board, care should be taken to minimize capacitive coupling between the V_{REF} lines and the I_{OUT} lines. Coupling from any of the digital control or data lines might degrade the glitch performance. Solder the DAC8043 directly into the PC board without a socket. Sockets add parasitic capacitance (which can degrade AC performance).

AMPLIFIER OFFSET VOLTAGE

The output amplifier used with the DAC8043 should have low input offset voltage to preserve the transfer function linearity. The voltage output of the amplifier has an error component which is the offset voltage of the op amp multiplied by the “noise gain” of the circuit. This “noise gain” is equal to $(R_F/R_O + 1)$ where R_O is the output impedance of the D/A I_{OUT} terminal and R_F is the feedback network impedance. The nonlinearity occurs due to the output impedance varying with code. If the 0 code case is excluded (where $R_O = \text{infinity}$), the R_O will vary from R to $3R$ providing a “noise gain” variation between $4/3$ and 2 . In addition, the variation of R_O is nonlinear with code, and the largest steps in R_O occur at major code transitions where the worst differential nonlinearity is also likely to be experienced. The nonlinearity seen at the amplifier output is

$$2V_{OS} - 4V_{OS}/3 = 2V_{OS}/3.$$

Thus, to maintain good nonlinearity the op amp offset should be much less than $1/2\text{LSB}$.

UNIPOLAR CONFIGURATION

Figure 3 shows DAC8043 in a typical unipolar (two-quadrant) multiplying configuration. The analog output values

DATA INPUT	ANALOG OUTPUT
MSB ↓ ↓ LSB	
1111 1111 1111	$-V_{REF}$ (4095/4096)
1000 0000 0000	$-V_{REF}$ (2048/4096) = $-1/2V_{REF}$
0000 0000 0001	$-V_{REF}$ (1/4096)
0000 0000 0000	0 Volts

TABLE I. Unipolar Output Code.




FIGURE 3. Unipolar Configuration.

versus digital input code are listed in Table I. The operational amplifiers used in this circuit can be single amplifiers such as the OPA602, or a dual amplifier such as the OPA2107. C_1 provides phase compensation to minimize settling time and overshoot when using a high speed operational amplifier.

If an application requires the D/A to have zero gain error, the circuit shown in Figure 4 may be used. Resistor R_2 induces a positive gain error greater than worst-case initial negative gain error. Trim resistor R_1 provides a variable negative gain error and have sufficient trim range to correct for the worst-case initial positive gain error plus the error produced by R_2 .

BIPOLAR CONFIGURATION

Figure 5 shows the DAC8043 in a typical bipolar (four-quadrant) multiplying configuration. The analog output values versus digital input code are listed in Table II.

The operational amplifiers used in this circuit can be single amplifiers such as the OPA602 or a dual amplifier such as the OPA2107. C_1 provides phase compensation to minimize settling time and overshoot when using a high speed operational amplifier. The bipolar offset resistors R_1 – R_2 should be ratio-matched to 0.01% to ensure the specified gain error performance.

DATA INPUT	ANALOG OUTPUT
MSB ↓ ↓ LSB	
1111 1111 1111	$+V_{REF}$ (2047/2048)
1000 0000 0001	$+V_{REF}$ (1/2048)
0000 0000 0000	0 Volts
0111 1111 1111	$-V_{REF}$ (1/2048)
0000 0000 0000	$-V_{REF}$ (2048/2048)

TABLE II. Bipolar Output Code.




FIGURE 4. Unipolar Configuration with Gain Trim.




FIGURE 5. Bipolar Configuration.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DAC8043U	ACTIVE	SOIC	D	8	100	TBD	CU SNPB	Level-3-240C-168 HR
DAC8043U/2K5	ACTIVE	SOIC	D	8	2500	TBD	CU SNPB	Level-3-240C-168 HR
DAC8043UC	ACTIVE	SOIC	D	8	100	TBD	CU SNPB	Level-3-240C-168 HR
DAC8043UC/2K5	ACTIVE	SOIC	D	8	2500	TBD	CU SNPB	Level-3-240C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265