

Document Title

**64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating)
Operated at Commercial and Industrial Temperature Ranges.**

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>											
Rev. 0.0	Initial document.	May. 11. 2001	Preliminary											
Rev. 0.1	Speed bin modify	June. 18. 2001	Preliminary											
Rev. 0.2	Current modify	September. 9. 2001	Preliminary											
Rev. 1.0	1. Final datasheet release. 2. Delete 12ns speed bin. 3. Change Icc for Industrial mode.	December. 18. 2001	Final											
<table border="1"> <thead> <tr> <th colspan="2">Item</th><th>Previous</th><th>Current</th></tr> </thead> <tbody> <tr> <td rowspan="2">ICC(Industrial)</td><td>8ns</td><td>100mA</td><td>90mA</td></tr> <tr> <td>10ns</td><td>85mA</td><td>75mA</td></tr> </tbody> </table>				Item		Previous	Current	ICC(Industrial)	8ns	100mA	90mA	10ns	85mA	75mA
Item		Previous	Current											
ICC(Industrial)	8ns	100mA	90mA											
	10ns	85mA	75mA											
Rev. 2.0	1. Delete $\overline{UB}, \overline{LB}$ related timing diagram.	June. 19. 2002	Final											
Rev. 3.0	1. Add the Lead Free Package type.	June. 20, 2003	Final											

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.


1Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power
256K x4	K6R1004C1D-J(K)C(I) 10	5	10	J : 32-SOJ	C : Commercial Temperature ,Normal Power Range I : Industrial Temperature ,Normal Power Range
	K6R1004V1D-J(K)C(I) 08/10	3.3	8/10	K : 32-SOJ(LF)	
128K x8	K6R1008C1D-J(K,T,U)C(I) 10	5	10	J : 32-SOJ K : 32-SOJ(LF) T : 32-TSOP2	
	K6R1008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	U : 32-TSOP2(LF)	
64K x16	K6R1016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF) T : 44-TSOP2	
	K6R1016V1D-J(K,T,U,E)C(I) 08/10	3.3	8/10	U : 44-TSOP2(LF) E : 48-TBGA	

FEATURES

- ## GENERAL DESCRIPTION

PIN CONFIGURATION_(Top View)



The diagram illustrates a memory array system with the following components and connections:

- Memory Array:** A central block labeled "Memory Array 512 Rows 256x8 Columns".
- Row Select:** A vertical block on the left that receives address inputs A_0 through A_8 and provides row select signals to the memory array.
- Column Select:** A horizontal block on the right that receives address inputs A_9 through A_{16} and provides column select signals to the memory array.
- Pre-Charge Circuit:** A block at the top right that provides pre-charge signals to the memory array.
- Clk Gen. (Clock Generator):** Two clock generators are present. One is at the top left, providing a clock signal to the row select circuit. The other is at the bottom right, providing a clock signal to the column select circuit.
- Data Cont. (Data Controller):** A block on the left that manages data flow between the memory array and the I/O circuit.
- I/O Circuit:** A block on the left that handles the external I/O signals, labeled $I/O_1 \sim I/O_8$.
- Control Signals:** At the bottom left, three control signals are shown: $\overline{CS}$ (Chip Select), $\overline{WE}$ (Write Enable), and $\overline{OE}$ (Output Enable). These signals are combined using logic gates (AND/OR) to generate control signals for the memory array and the I/O circuit.

Pin Name	Pin Function
A ₀ - A ₁₆	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
I/O ₁ ~ I/O ₈	Data Inputs/Outputs
V _{CC}	Power(+3.3V)
V _{SS}	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		V _{IN} , V _{OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss		V _{CC}	-0.5 to 4.6	V
Power Dissipation		P _d	1	W
Storage Temperature		T _{STG}	-65 to 150	°C
Operating Temperature	Commercial	T _A	0 to 70	°C
	Industrial	T _A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} + 0.3***	V
Input Low Voltage	V _{IL}	-0.3**	-	0.8	V

* The above parameters are also guaranteed at industrial temperature range.

** V_{IL}(Min) = -2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA.

*** V_{IH}(Max) = V_{CC} + 2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA.

DC AND OPERATING CHARACTERISTICS*(T_A=0 to 70°C, V_{CC}=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions			Min	Max	Unit
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}			-2	2	μA
Output Leakage Current	I _{LO}	CS=V _{IH} or OE=V _{IH} or WE=V _{IL} V _{OUT} =V _{SS} to V _{CC}			-2	2	μA
Operating Current	I _{CC}	Min. Cycle, 100% Duty CS=V _{IL} , V _{IN} =V _{IH} or V _{IL} , I _{OUT} =0mA	Com.	8ns	-	80	mA
				10ns	-	65	
			Ind.	8ns	-	90	
				10ns	-	75	
Standby Current	I _{SB}	Min. Cycle, CS=V _{IH}			-	20	mA
	I _{SB1}	f=0MHz, CS≥V _{CC} -0.2V, V _{IN} ≥V _{CC} -0.2V or V _{IN} ≤0.2V			-	5	
Output Low Voltage Level	V _{OL}	I _{OL} =8mA			-	0.4	V
Output High Voltage Level	V _{OH}	I _{OH} =-4mA			2.4	-	V

* The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	C _{IO}	V _{IO} =0V	-	8	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF


* Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS($T_A=0$ to 70°C , $V_{CC}=3.3\pm0.3\text{V}$, unless otherwise noted.)**TEST CONDITIONS***

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below


* The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B)

for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ



* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE*

Parameter	Symbol	K6R1008V1D-08		K6R1008V1D-10		Unit
		Min	Max	Min	Max	
Read Cycle Time	tRC	8	-	10	-	ns
Address Access Time	tAA	-	8	-	10	ns
Chip Select to Output	tCO	-	8	-	10	ns
Output Enable to Valid Output	tOE	-	4	-	5	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	ns
Output Disable to High-Z Output	tOHZ	0	4	0	5	ns
Output Hold from Address Change	tOH	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	8	-	10	ns



* The above parameters are also guaranteed at industrial temperature range.

WRITE CYCLE*

Parameter	Symbol	K6R1008V1D-08		K6R1008V1D-10		Unit
		Min	Max	Min	Max	
Write Cycle Time	tWC	8	-	10	-	ns
Chip Select to End of Write	tCW	6	-	7	-	ns
Address Set-up Time	tAS	0	-	0	-	ns
Address Valid to End of Write	tAW	6	-	7	-	ns
Write Pulse Width($\overline{OE}$ High)	tWP	6	-	7	-	ns
Write Pulse Width($\overline{OE}$ Low)	tWP1	8	-	10	-	ns
Write Recovery Time	tWR	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	4	0	5	ns
Data to Write Time Overlap	tDW	4	-	5	-	ns
Data Hold from Write Time	tDH	0	-	0	-	ns
End of Write to Output Low-Z	tOW	3	-	3	-	ns



* The above parameters are also guaranteed at industrial temperature range.


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)

NOTES(READ CYCLE)

1. $\overline{WE}$ is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{Z}(\text{Min.})$ both for a given device and from device to device.
5. Transition is measured $\pm 200\text{mV}$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{OE}=\text{Clock}$)**TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{OE}=\text{Low Fixed}$)**

TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{CS}$ = Controlled)

NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low $\overline{CS}$ and $\overline{WE}$. A write begins at the latest transition $\overline{CS}$ going low and $\overline{WE}$ going low ; A write ends at the earliest transition $\overline{CS}$ going high or $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of $\overline{CS}$ going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS}$ or $\overline{WE}$ going high.
6. If $\overline{OE}$, $\overline{CS}$ and $\overline{WE}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If $\overline{CS}$ goes low simultaneously with $\overline{WE}$ going or after $\overline{WE}$ going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When $\overline{CS}$ is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION


$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}

* X means Don't Care.

PACKAGE DIMENSIONS

Units: millimeters/Inches

32-SOJ-400



32-TSOP2-400CF

