

2N5060 Series

Sensitive Gate Silicon Controlled Rectifiers Reverse Blocking Thyristors

Annular PNP devices designed for high volume consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in an inexpensive plastic TO-92/TO-226AA package which is readily adaptable for use in automatic insertion equipment.

Features

- Sensitive Gate Trigger Current – 200 μ A Maximum
- Low Reverse and Forward Blocking Current – 50 μ A Maximum, $T_C = 110^\circ\text{C}$
- Low Holding Current – 5 mA Maximum
- Passivated Surface for Reliability and Uniformity
- These are Pb-Free Devices

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage (Note 1) ($T_J = -40$ to 110°C , Sine Wave, 50 to 60 Hz, $R_{GK} = 1 \text{ k}\Omega$)	V_{DRM} , V_{RRM}	30 60 100 200	V
On-State Current RMS (180° Conduction Angles; $T_C = 80^\circ\text{C}$)	$I_{T(RMS)}$	0.8	A
*Average On-State Current (180° Conduction Angles)	$I_{T(AV)}$	0.51 0.255	A
		($T_C = 67^\circ\text{C}$) ($T_C = 102^\circ\text{C}$)	
*Peak Non-repetitive Surge Current, $T_A = 25^\circ\text{C}$ (1/2 cycle, Sine Wave, 60 Hz)	I_{TSM}	10	A
Circuit Fusing Considerations ($t = 8.3 \text{ ms}$)	I^2t	0.4	A^2s
*Average On-State Current (180° Conduction Angles)	$I_{T(AV)}$	0.51 0.255	A
		($T_C = 67^\circ\text{C}$) ($T_C = 102^\circ\text{C}$)	
*Forward Peak Gate Power (Pulse Width \leq 1.0 μsec ; $T_A = 25^\circ\text{C}$)	P_{GM}	0.1	W
*Forward Average Gate Power ($T_A = 25^\circ\text{C}$, $t = 8.3 \text{ ms}$)	$P_{G(AV)}$	0.01	W
*Forward Peak Gate Current (Pulse Width $\leq 1.0 \mu\text{sec}$; $T_A = 25^\circ\text{C}$)	I_{GM}	1.0	A
*Reverse Peak Gate Voltage (Pulse Width $\leq 1.0 \mu\text{sec}$; $T_A = 25^\circ\text{C}$)	V_{RGM}	5.0	V
*Operating Junction Temperature Range	T_J	-40 to +110	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; however, positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.


*Indicates JEDEC Registered Data.



ON Semiconductor®


<http://onsemi.com>

**SILICON CONTROLLED
RECTIFIERS**
0.8 A RMS, 30 – 200 V



TO-92
CASE 29
STYLE 10

MARKING DIAGRAM



50xx Specific Device Code
Y = Year
WW = Work Week

PIN ASSIGNMENT

Pin	Assignment
1	Cathode
2	Gate
3	Anode

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

2N5060 Series

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction-to-Case (Note 2)	$R_{\theta JC}$	75	$^{\circ}C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	200	$^{\circ}C/W$

2. This measurement is made with the case mounted "flat side down" on a heatsink and held in position by means of a metal clamp over the curved surface.

*Indicates JEDEC Registered Data.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

*Peak Repetitive Forward or Reverse Blocking Current (Note 3) ($V_{AK} = \text{Rated } V_{DRM} \text{ or } V_{RRM}$)	I_{DRM}, I_{RRM}	-	-	10	μA
$T_C = 25^{\circ}C$		-	-	50	μA
$T_C = 110^{\circ}C$		-	-		

ON CHARACTERISTICS

*Peak Forward On-State Voltage (Note 4) ($I_{TM} = 1.2 \text{ A peak @ } T_A = 25^{\circ}C$)	V_{TM}	-	-	1.7	V
Gate Trigger Current (Continuous DC) (Note 5) *($V_{AK} = 7.0 \text{ Vdc}, R_L = 100 \Omega$)	I_{GT}	-	-	200	μA
$T_C = 25^{\circ}C$		-	-	350	
$T_C = -40^{\circ}C$		-	-		
Gate Trigger Voltage (Continuous DC) (Note 5) *($V_{AK} = 7.0 \text{ Vdc}, R_L = 100 \Omega$)	V_{GT}	-	-	0.8	V
$T_C = 25^{\circ}C$		-	-	1.2	
$T_C = -40^{\circ}C$		-	-		
*Gate Non-Trigger Voltage ($V_{AK} = \text{Rated } V_{DRM}, R_L = 100 \Omega, T_C = 110^{\circ}C$)	V_{GD}	0.1	-	-	V
Holding Current (Note 3) *($V_{AK} = 7.0 \text{ Vdc}, \text{initiating current} = 20 \text{ mA}$)	I_H	-	-	5.0	mA
$T_C = 25^{\circ}C$		-	-	10	
$T_C = -40^{\circ}C$		-	-		
Turn-On Time Delay Time Rise Time ($I_{GT} = 1.0 \text{ mA}, V_D = \text{Rated } V_{DRM},$ Forward Current = 1.0 A, $di/dt = 6.0 \text{ A}/\mu s$)	t_d t_r	-	3.0 0.2	-	μs
Turn-Off Time (Forward Current = 1.0 A pulse, Pulse Width = 50 μs , 0.1% Duty Cycle, $di/dt = 6.0 \text{ A}/\mu s$, $dv/dt = 20 \text{ V}/\mu s, I_{GT} = 1 \text{ mA}$)	t_q	-	10	-	μs
2N5060, 2N5061		-	30	-	
2N5062, 2N5064		-		-	

DYNAMIC CHARACTERISTICS

Critical Rate of Rise of Off-State Voltage (Rated V_{DRM} , Exponential, $R_{GK} = 1 \text{ k}\Omega$)	dv/dt	-	30	-	$V/\mu s$
--	---------	---	----	---	-----------

*Indicates JEDEC Registered Data.

3. $R_{GK} = 1000 \Omega$ is included in measurement.


4. Forward current applied for 1 ms maximum duration, duty cycle $\leq 1\%$.

5. R_{GK} current is not included in measurement.

2N5060 Series

Voltage Current Characteristic of SCR

Symbol	Parameter
V_{DRM}	Peak Repetitive Off State Forward Voltage
I_{DRM}	Peak Forward Blocking Current
V_{RRM}	Peak Repetitive Off State Reverse Voltage
I_{RRM}	Peak Reverse Blocking Current
V_{TM}	Peak on State Voltage
I_H	Holding Current



CURRENT DERATING




Figure 1. Maximum Case Temperature




Figure 2. Maximum Ambient Temperature

2N5060 Series

CURRENT DERATING




Figure 3. Typical Forward Voltage




Figure 4. Maximum Non-Repetitive Surge Current




Figure 5. Power Dissipation

2N5060 Series




Figure 6. Thermal Response

TYPICAL CHARACTERISTICS




Figure 7. Typical Gate Trigger Voltage




Figure 8. Typical Gate Trigger Current




Figure 9. Typical Holding Current

2N5060 Series

ORDERING INFORMATION


Device	Package	Shipping†
2N5060G	TO-92 (Pb-Free)	5000 Units / Box
2N5060RLRA	TO-92	2000 / Tape & Reel
2N5060RLRAG	TO-92 (Pb-Free)	2000 / Tape & Reel
2N5060RLRMG	TO-92 (Pb-Free)	2000 / Ammo Pack
2N5061G	TO-92 (Pb-Free)	5000 Units / Box
2N5061RLRAG	TO-92 (Pb-Free)	2000 / Tape & Reel
2N5062G	TO-92 (Pb-Free)	5000 Units / Box
2N5062RLRAG	TO-92 (Pb-Free)	2000 / Tape & Reel
2N5064RLRMG	TO-92 (Pb-Free)	2000 / Ammo Pack
2N5064RLRAG	TO-92 (Pb-Free)	2000 / Tape & Reel
2N5064G	TO-92 (Pb-Free)	5000 Units / Box

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


2N5060 Series

PACKAGE DIMENSIONS

TO-92 (TO-226) CASE 29-11 ISSUE AM



STRAIGHT LEAD
BULK PACK




SECTION X-X


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.175	0.205	4.45	5.20
B	0.170	0.210	4.32	5.33
C	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
H	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500	---	12.70	---
L	0.250	---	6.35	---
N	0.080	0.105	2.04	2.66
P	---	0.100	---	2.54
R	0.115	---	2.93	---
V	0.135	---	3.43	---



BENT LEAD
TAPE & REEL
AMMO PACK



SECTION X-X

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

DIM	MILLIMETERS	
	MIN	MAX
A	4.45	5.20
B	4.32	5.33
C	3.18	4.19
D	0.40	0.54
G	2.40	2.80
J	0.39	0.50
K	12.70	---
N	2.04	2.66
P	1.50	4.00
R	2.93	---
V	3.43	---

STYLE 10:

1. CATHODE
2. GATE
3. ANODE

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local
Sales Representative