


8-Mbit, page-erasable serial flash memory with
byte alterability, 75 MHz SPI bus, standard pinout

Features


- SPI bus compatible serial interface
- 8-Mbit page-erasable flash memory
- Page size: 256 bytes
 - Page write in 11 ms (typical)
 - Page program in 0.8 ms (typical)
 - Page erase in 10 ms (typical)
- Subsector erase (4 Kbytes)
- Sector erase (64 Kbytes)
- Bulk erase (8 Mbits)
- 2.7 V to 3.6 V single supply voltage
- 75 MHz clock rate (maximum)
- Deep power-down mode 1 μ A (typical)
- Electronic signature
 - JEDEC standard two-byte signature (8014h)
 - Unique ID code (UID) with 16 bytes read-only, available upon customer request only in the T9HX process
- Software write protection on a 64-Kbyte sector basis
- Hardware write protection of the memory area selected using the BP0, BP1 and BP2 bits
- More than 100 000 write cycles
- More than 20 years data retention
- Packages
 - ECOPACK® (RoHS compliant)



VFQFPN8 (MP)
6 x 5 mm (MLP8)



QFN8L (MS)
6 x 5 mm (MLP8)



SO8W (MW)
208 mils width



SO8N (MN)
150 mils width

Contents

1	Description	6
2	Signal descriptions	8
2.1	Serial data output (Q)	8
2.2	Serial data input (D)	8
2.3	Serial clock (C)	8
2.4	Chip select ($\overline{S}$)	8
2.5	Reset ($\overline{\text{Reset}}$)	8
2.6	Write protect ($\overline{W}$) or top sector lock ($\overline{\text{TSL}}$)	9
2.7	V _{CC} supply voltage	9
2.8	V _{SS} ground	9
3	SPI modes	10
4	Operating features	12
4.1	Sharing the overhead of modifying data	12
4.2	An easy way to modify data	12
4.3	A fast way to modify data	13
4.4	Polling during a write, program or erase cycle	13
4.5	Reset	13
4.6	Active power, standby power and deep power-down modes	13
4.7	Status register	14
4.8	Protection modes	14
4.8.1	Protocol-related protections	14
4.8.2	Specific hardware and software protections	15
5	Memory organization	18
6	Instructions	20
6.1	Write enable (WREN)	21
6.2	Write disable (WRDI)	22
6.3	Read identification (RDID)	23

6.4	Read status register (RDSR)	25
6.4.1	WIP bit	25
6.4.2	WEL bit	25
6.4.3	BP2, BP1, BP0 bits	25
6.4.4	SRWD bit	25
6.5	Write status register (WRSR)	27
6.6	Read data bytes (READ)	29
6.7	Read data bytes at higher speed (FAST_READ)	30
6.8	Read lock register (RDLR)	31
6.9	Page write (PW)	33
6.10	Page program (PP)	35
6.11	Write to lock register (WRLR)	37
6.12	Page erase (PE)	40
6.13	Subsector erase (SSE)	41
6.14	Sector erase (SE)	42
6.15	Bulk erase (BE)	43
6.16	Deep power-down (DP)	44
6.17	Release from deep power-down (RDP)	45
7	Power-up and power-down	46
8	Reset	48
9	Initial delivery state	49
10	Maximum rating	49
11	DC and AC parameters	50
12	Package mechanical	58
13	Ordering information	63
14	Revision history	64

List of tables

Table 1.	Signal names	7
Table 2.	Software protection truth table (sectors 0 to 15, 64-Kbyte granularity).	16
Table 3.	Not for new design: TY7 process only, software protection scheme truth table (sectors 0 and 15)	16
Table 4.	Protected area sizes	17
Table 5.	Memory organization	18
Table 6.	Instruction set	21
Table 7.	Read identification (RDID) data-out sequence	23
Table 8.	Status register format	25
Table 9.	Protection modes (T9HX process only)	28
Table 10.	Lock registers	31
Table 11.	Not for new design: lock registers for the M25PE80 in T7Y process	32
Table 12.	Lock register in	37
Table 13.	Not for new design: lock registers for the M25PE80 in T7Y process	38
Table 14.	Power-up timing and VWI threshold	47
Table 15.	Device status after a Reset Low pulse	48
Table 16.	Absolute maximum ratings	49
Table 17.	Operating conditions.	50
Table 18.	AC measurement conditions.	50
Table 19.	Capacitance	50
Table 20.	DC characteristics.	51
Table 21.	DC characteristics (75 MHz operation (T9HX (0.11 μ m process)).	51
Table 22.	AC characteristics.	52
Table 23.	AC characteristics (50 MHz operation, T9HX (0.11 μ m) process).	53
Table 24.	AC characteristics (75 MHz operation, T9HX (0.11 μ m) process)	54
Table 25.	Reset conditions	57
Table 26.	Timings after a Reset Low pulse	57
Table 27.	VFQFPN8 (MLP8) 8-lead very thin dual flat package no lead, 6 $\times$ 5 mm, package mechanical data.	59
Table 28.	QFN8L (MLP8) 8-lead quad flat package no lead, 6 $\times$ 5 mm package mechanical data . .	60
Table 29.	SO8 wide – 8 lead plastic small outline, 208 mils body width, mechanical data.	61
Table 30.	SO8N - 8 lead plastic small outline, 150 mils body width, package mechanical data	62
Table 31.	Ordering information scheme	63
Table 32.	Document revision history	64

List of figures

Figure 1.	Logic diagram - previous T7Y process	7
Figure 2.	Logic diagram - new T9HX process	7
Figure 3.	VFQFPN, QFN8L and SO connections	7
Figure 4.	Bus master and memory devices on the SPI bus	10
Figure 5.	SPI modes supported	11
Figure 6.	Block diagram	19
Figure 7.	Write enable (WREN) instruction sequence	22
Figure 8.	Write disable (WRDI) instruction sequence	22
Figure 9.	Read Identification (RDID) instruction sequence and data-out sequence	24
Figure 10.	Read status register (RDSR) instruction sequence and data-out sequence	26
Figure 11.	Write status register (WRSR) instruction sequence	27
Figure 12.	Read data bytes (READ) instruction sequence and data-out sequence	29
Figure 13.	Read data bytes at higher speed (FAST_READ) instruction sequence and data-out sequence	30
Figure 14.	Read lock register (RDLR) instruction sequence and data-out sequence	32
Figure 15.	Page write (PW) instruction sequence	34
Figure 16.	Page program (PP) instruction sequence	36
Figure 17.	Write to lock register (WRLR) instruction sequence	37
Figure 18.	Page erase (PE) instruction sequence	40
Figure 19.	Subsector erase (SSE) instruction sequence	41
Figure 20.	Sector erase (SE) instruction sequence	42
Figure 21.	Bulk erase (BE) instruction sequence	43
Figure 22.	Deep power-down (DP) instruction sequence	44
Figure 23.	Release from deep power-down (RDP) instruction sequence	45
Figure 24.	Power-up timing	47
Figure 25.	AC measurement I/O waveform	50
Figure 26.	Serial input timing	55
Figure 27.	Top sector lock (T7Y process) or write protect (T9HX process) setup and hold timing	55
Figure 28.	Output timing	56
Figure 29.	Reset AC waveforms	57
Figure 30.	VFQFPN8 (MLP8) 8-lead very thin dual flat package no lead, 6 × 5 mm, package outline	58
Figure 31.	QFN8L (MLP8) 8-lead, quad flat package no lead, 6 × 5 mm, package outline	60
Figure 32.	SO8 wide – 8 lead plastic small outline, 208 mils body width, package outline	61
Figure 33.	SO8N - 8 lead plastic small outline, 150 mils body width, package outline	62

1 Description

The M25PE80 is an 8-Mbit (1 Mb ×8) serial paged flash memory accessed by a high speed SPI-compatible bus.

The memory can be written or programmed 1 to 256 bytes at a time, using the page write or page program instruction. The page write instruction consists of an integrated page erase cycle followed by a page program cycle.

The memory is organized as 16 sectors that are further divided up into 16 subsectors each (256 subsectors in total). Each sector contains 256 pages and each subsector contains 16 pages. Each page is 256-byte wide. Thus, the whole memory can be viewed as consisting of 4096 pages, or 1 048 576 bytes.

The memory can be erased a page at a time, using the page erase instruction, a subsector at a time, using the subsector erase instruction, a sector at a time, using the sector erase instruction, or as a whole, using the bulk erase instruction.

The memory can be write protected by either hardware or software using a mix of volatile and non-volatile protection features, depending on the application needs. The protection granularity is of 64 Kbytes (sector granularity).

Important note

This datasheet details the functionality of the M25PE80 devices, based on the previous T7Y process or based on the current T9HX process (available since June 2007). Delivery of parts operating with a maximum clock rate of 75 MHz starts from week 8 of 2008.

What are the changes?

The M25PE80 in T9HX process offers the following additional features:

- the whole memory array is partitioned into 4-Kbyte subsectors
- two new instructions: write status register (WRSR) and 4-Kbyte subsector erase (SSE)
- Status register: 4 bits can be written (BP0, BP1, BP2, SRWD)
- $\overline{WP}$ input (pin 3): write protection limits are extended, depending on the value of the BP0, BP1, BP2, SRWD bits. The $\overline{WP}$ write protection remains the same if bits (BP2, BP1, BP0) are set to (0, 0, 1)
- smaller die size allowing assembly into an SO8N package.

Suppressed feature:

- The write protection (defined by the WL and LD lock bits) of the 4-Kbyte subsectors in the top and bottom sectors is no longer offered.

For more details please refer to PCNMPG062148.

Figure 1. Logic diagram - previous T7Y process **Figure 2. Logic diagram - new T9HX process**





Table 1. Signal names

Signal name	Function	Direction
C	Serial clock	Input
D	Serial data	Input
Q	Serial data	Output
$\bar{S}$	Chip select	Input
$\overline{TSL}$ or $\overline{W}^{(1)}$	Top sector lock or write protect	Input
$\overline{Reset}$	Reset	Input
V _{CC}	Supply voltage	Input
V _{SS}	Ground	

1. In the previous T7Y process the pin is a top sector lock input whereas in the new T9HX process, the pin is a write protect input (see [Figure 1](#) and [Figure 2](#)).

Figure 3. VFQFPN, QFN8L and SO connections



1. There is an exposed central pad on the underside of the MLP8 package. This is pulled, internally, to V_{SS}, and must not be allowed to be connected to any other voltage or signal line on the PCB.
2. See [Package mechanical](#) section for package dimensions, and how to identify pin-1.

2 Signal descriptions

2.1 Serial data output (Q)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of serial clock (C).

2.2 Serial data input (D)

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be programmed. Values are latched on the rising edge of serial clock (C).

2.3 Serial clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data present at serial data input (D) are latched on the rising edge of serial clock (C). Data on serial data output (Q) changes after the falling edge of serial clock (C).

2.4 Chip select ($\overline{S}$)

When this input signal is High, the device is deselected and serial data output (Q) is at high impedance. Unless an internal read, program, erase or write cycle is in progress, the device will be in the standby mode (this is not the deep power-down mode). Driving Chip Select ($\overline{S}$) Low selects the device, placing it in the active power mode.

After power-up, a falling edge on Chip Select ($\overline{S}$) is required prior to the start of any instruction.

2.5 Reset ($\overline{\text{Reset}}$)

The reset ($\overline{\text{Reset}}$) input provides a hardware reset for the memory.

When reset ($\overline{\text{Reset}}$) is driven High, the memory is in the normal operating mode. When reset ($\overline{\text{Reset}}$) is driven Low, the memory will enter the reset mode. In this mode, the output is high impedance.

Driving reset ($\overline{\text{Reset}}$) Low while an internal operation is in progress will affect this operation (write, program or erase cycle) and data may be lost.

2.6 Write protect ($\overline{W}$) or top sector lock ($\overline{TSL}$)

- The write protect function is available in the T9HX process only (see [Important note on page 6](#)).

The write protect ($\overline{W}$) input is used to freeze the size of the area of memory that is protected against write, program and erase instructions (as specified by the values in the BP2, BP1 and BP0 bits of the status register. See [Section 6.4: Read status register \(RDSR\)](#) for a description of these bits).

- The top sector lock function is available in the T7Y process only (see [Important note on page 6](#)).

The input signal sets the device in the hardware protected mode, when top sector lock ($\overline{TSL}$) is connected to V_{SS} , causing the top 256 pages (upper addresses) of the memory to become read-only (protected from write, program and erase operations).

When top sector lock ($\overline{TSL}$) is connected to V_{CC} , the top 256 pages of memory behave like the other pages of memory.

2.7 V_{CC} supply voltage

V_{CC} is the supply voltage.

2.8 V_{SS} ground

V_{SS} is the reference for the V_{CC} supply voltage.

3 SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:


- CPOL=0, CPHA=0
- CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of serial clock (C), and output data is available from the falling edge of serial clock (C).

The difference between the two modes, as shown in [Figure 5](#), is the clock polarity when the bus master is in standby mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)

Figure 4. Bus master and memory devices on the SPI bus




1. The Top Sector Lock ($\overline{\text{TSL}}$) signal in the T7Y process, or the Write Protect ($\overline{\text{W}}$) signal in the T9HX process, should be driven, High or Low as appropriate.

[Figure 4](#) shows an example of three devices connected to an MCU, on an SPI bus. Only one device is selected at a time, so only one device drives the serial data output (Q) line at a time, the other devices are high impedance. Resistors R (represented in [Figure 4](#)) ensure that the M25PE80 is not selected if the bus master leaves the $\overline{\text{S}}$ line in the high impedance state. As the bus master may enter a state where all inputs/outputs are in high impedance at the same time (for example, when the bus master is reset), the clock line (C) must be connected to an external pull-down resistor so that, when all inputs/outputs become high impedance, the $\overline{\text{S}}$ line is pulled High while the C line is pulled Low (thus ensuring that $\overline{\text{S}}$ and C do not become High at the same time, and so, that the t_{SHCH} requirement is met). The typical value of R is 100 k Ω , assuming that the time constant $R \cdot C_p$ (C_p = parasitic capacitance of the bus line) is shorter than the time during which the bus master leaves the SPI bus in high impedance.

Example: $C_p = 50 \text{ pF}$, that is $R \cdot C_p = 5 \text{ } \mu\text{s}$ $\Leftrightarrow$ the application must ensure that the Bus Master never leaves the SPI bus in the high impedance state for a time period shorter than $5 \text{ } \mu\text{s}$.

Figure 5. SPI modes supported



4 Operating features

4.1 Sharing the overhead of modifying data

To write or program one (or more) data bytes, two instructions are required: write enable (WREN), which is one byte, and a page write (PW) or page program (PP) sequence, which consists of four bytes plus data. This is followed by the internal cycle (of duration t_{PW} or t_{PP}).

To share this overhead, the page write (PW) or page program (PP) instruction allows up to 256 bytes to be programmed (changing bits from 1 to 0) or written (changing bits to 0 or 1) at a time, provided that they lie in consecutive addresses on the same page of memory.

4.2 An easy way to modify data

The page write (PW) instruction provides a convenient way of modifying data (up to 256 contiguous bytes at a time), and simply requires the start address, and the new data in the instruction sequence.

The page write (PW) instruction is entered by driving Chip Select ($\overline{CS}$) Low, and then transmitting the instruction byte, three address bytes (A23-A0) and at least one data byte, and then driving Chip Select ($\overline{CS}$) High. While Chip Select ($\overline{CS}$) is being held Low, the data bytes are written to the data buffer, starting at the address given in the third address byte (A7-A0). When Chip Select ($\overline{CS}$) is driven High, the write cycle starts. The remaining, unchanged, bytes of the data buffer are automatically loaded with the values of the corresponding bytes of the addressed memory page. The addressed memory page then automatically put into an erase cycle. Finally, the addressed memory page is programmed with the contents of the data buffer.

All of this buffer management is handled internally, and is transparent to the user. The user is given the facility of being able to alter the contents of the memory on a byte-by-byte basis.

For optimized timings, it is recommended to use the page write (PW) instruction to write all consecutive targeted bytes in a single sequence versus using several page write (PW) sequences with each containing only a few bytes (see [Section 6.9: Page write \(PW\)](#), [Table 22: AC characteristics](#), and [Table 24: AC characteristics \(75 MHz operation, T9HX \(0.11 \$\mu\$ m\) process\)](#)).

4.3 A fast way to modify data

The page program (PP) instruction provides a fast way of modifying data (up to 256 contiguous bytes at a time), provided that it only involves resetting bits to 0 that had previously been set to 1.

This might be:

- when the designer is programming the device for the first time
- when the designer knows that the page has already been erased by an earlier page erase (PE), subsector erase (SSE), sector erase (SE) or bulk erase (BE) instruction. This is useful, for example, when storing a fast stream of data, having first performed the erase cycle when time was available
- when the designer knows that the only changes involve resetting bits to '0' that are still set to '1'. When this method is possible, it has the additional advantage of minimizing the number of unnecessary erase operations, and the extra stress incurred by each page

For optimized timings, it is recommended to use the page program (PP) instruction to program all consecutive targeted bytes in a single sequence versus using several page program (PP) sequences with each containing only a few bytes (see [Section 6.10: Page program \(PP\)](#), [Table 22: AC characteristics](#), and [Table 24: AC characteristics \(75 MHz operation, T9HX \(0.11 \$\mu\$ m\) process\)](#)).

4.4 Polling during a write, program or erase cycle

A further improvement in the write, program or erase time can be achieved by not waiting for the worst case delay (t_{PW} , t_{PP} , t_{PE} , t_{SSE} , t_{SE} or t_{BE}). The write in progress (WIP) bit is provided in the status register so that the application program can monitor its value, polling it to establish when the previous cycle is complete.

4.5 Reset

An internal power-on reset circuit helps protect against inadvertent data writes. Addition protection is provided by driving Reset (Reset) Low during the power-on process, and only driving it High when V_{CC} has reached the correct voltage level, $V_{CC}(\min)$.

4.6 Active power, standby power and deep power-down modes

When Chip Select ($\overline{S}$) is Low, the device is selected, and in the active power mode.

When Chip Select ($\overline{S}$) is High, the device is deselected, but could remain in the active power mode until all internal cycles have completed (program, erase, write). The device then goes in to the standby power mode. The device consumption drops to I_{CC1} .

The deep power-down mode is entered when the specific instruction (the deep power-down (DP) instruction) is executed. The device consumption drops further to I_{CC2} . When in this mode, only the release from deep power-down instruction is accepted. All other instructions are ignored. The device remains in the deep power-down mode until the release from deep power-down instruction is executed. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent write, program or erase instructions.

4.7 Status register

The status register contains a number of status and control bits that can be read or set (as appropriate) by using specific instructions. See [Section 6.4: Read status register \(RDSR\)](#) for a detailed description of the status register bits.

4.8 Protection modes

The environments where non-volatile memory devices are used can be very noisy. No SPI device can operate correctly in the presence of excessive noise. To help combat this, the M25PE80 features the following data protection mechanisms:

4.8.1 Protocol-related protections

- Power on reset and an internal timer (t_{PUW}) can provide protection against inadvertent changes while the power supply is outside the operating specification.
- Program, erase and write instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a write enable (WREN) instruction to set the write enable latch (WEL) bit. This bit is returned to its reset state by the following events:
 - Power-up
 - Reset ($\overline{\text{Reset}}$) driven Low
 - Write disable (WRDI) instruction completion
 - Page write (PW) instruction completion
 - Page program (PP) instruction completion
 - Write to lock register (WRLR) instruction completion
 - Page erase (PE) instruction completion
 - Subsector erase (SSE) instruction completion
 - Sector erase (SE) instruction completion
 - Bulk erase (BE) instruction completion
- The Reset ($\overline{\text{Reset}}$) signal can be driven Low to freeze and reset the internal logic. For the specific cases of program and write cycles, the designer should refer to [Section 6.5: Write status register \(WRSR\)](#), [Section 6.9: Page write \(PW\)](#), [Section 6.10: Page program \(PP\)](#), [Section 6.12: Page erase \(PE\)](#), [Section 6.14: Sector erase \(SE\)](#) and [Section 6.13: Subsector erase \(SSE\)](#), and to [Table 15: Device status after a Reset Low pulse](#).
- In addition to the low power consumption feature, the deep power-down mode offers extra software protection from inadvertent write, program and erase instructions while the device is not in active use.

4.8.2 Specific hardware and software protections

The M25PE80 features a hardware protected mode, HPM, and two software protected modes, SPM1 and SPM2, that can be combined to protect the memory array as required. They are described below:

HPM

- **HPM in T7Y process (see [Important note on page 6](#)):**

The hardware protected mode (HPM) is entered when top sector lock ($\overline{\text{TSL}}$) is driven Low, causing the top 256 pages of memory to become read-only. When top sector lock ($\overline{\text{TSL}}$) is driven High, the top 256 pages of memory behave like the other pages of memory and the protection depends on the block protect bits (see SPM2 below).

- **HPM in T9HX process (see [Important note on page 6](#)):**

The hardware protected mode (HPM) is used to write-protect the non-volatile bits of the status register (that is, the block protect bits, BP2, BP1 and BP0, and the status register write disable bit, SRWD).

HPM is entered by driving the Write Protect ($\overline{\text{W}}$) signal Low with the SRWD bit set to High. This additional protection allows the status register to be hardware-protected. (see also [Section 6.4.4: SRWD bit](#)).

SPM1 and SPM2

- The first software protected mode (SPM1) is managed by specific lock registers assigned to each 64-Kbyte sector.

The lock registers can be read and written using the read lock register (RDLR) and write to lock register (WRLR) instructions.

In each lock register two bits control the protection of each sector: the write lock bit and the lock down bit.

- Write lock bit:

The write lock bit determines whether the contents of the sector can be modified (using the write, program or erase instructions). When the write lock bit is set to '1', the sector is write protected – any operations that attempt to change the data in the sector will fail. When the write lock bit is reset to '0', the sector is not write protected by the lock register, and may be modified.

- Lock down bit:

The lock down bit provides a mechanism for protecting software data from simple hacking and malicious attack. When the lock down bit is set to '1', further modification to the write lock and lock down bits cannot be performed. A reset, or power-up, is required before changes to these bits can be made. When the lock down bit is reset, '0', the write lock and lock down bits can be changed.

The write lock bit and the lock down bit are volatile and their value is reset to '0' after a power-down or a reset.

The definition of the lock register bits is given in [Table 11: Not for new design: lock registers for the M25PE80 in T7Y process](#).

Table 2. Software protection truth table (sectors 0 to 15, 64-Kbyte granularity)

Sector lock register		Protection status
Lock down bit	Write lock bit	
0	0	Sector unprotected from program/erase/write operations, protection status reversible
0	1	Sector protected from program/erase/write operations, protection status reversible
1	0	Sector unprotected from program/erase/write operations, Sector protection status cannot be changed except by a reset or power-up.
1	1	Sector protected from program/erase/write operations, Sector protection status cannot be changed except by a reset or power-up.

Table 3. Not for new design: TY7 process only, software protection scheme truth table (sectors 0 and 15)⁽¹⁾ ⁽²⁾ ⁽³⁾

Sector lock register		Subsector lock register		Protection status
Lock down bit	Write lock bit	Lock down bit	Write lock bit	
0	0	0	0	Current subsector unprotected from program/erase/write operations, Current subsector protection status reversible
		0	1	Current subsector protected from program/erase/write operations, Current subsector protection status reversible.
		1	0	Current subsector unprotected from program/erase/write operations, current subsector protection status cannot be changed except by a reset or power-up.
		1	1	Current subsector protected from program/erase/write operations, Current subsector protection status cannot be changed except by a reset or power-up.
	1	0	1	All subsectors protected from program/erase/write operations, current subsector protection status reversible
		1	1	All subsectors protected from program/erase/write operations, current subsector protection status cannot be changed except by a reset or power-up.
1	0	1	0	Current subsector unprotected from program/erase/write operations, all subsectors protection status cannot be changed except by a reset or power-up
		1	1	Current subsector protected from program/erase/write operations, all subsectors protection status cannot be changed except by a reset or power-up
	1	1	1	All subsectors protected with their protection status cannot be changed except by a reset or power-up.

1. All other bit combinations are not-applicable.
2. For more details, refer to the description of the [Write to lock register \(WRLR\)](#) instruction.
3. See [Important note on page 6](#) for differences between devices produced in T7Y and T9HX processes.

- The second software protected mode (SPM2) uses the block protect (BP2, BP1, BP0, see [Section 6.4.3](#)) bits to allow part of the memory to be configured as read-only.

Table 4. Protected area sizes

Status register content			Memory content	
BP2 bit	BP1 bit	BP0 bit	Protected area	Unprotected area
0	0	0	none	All sectors ⁽¹⁾ (sixteen sectors: 0 to 15)
0	0	1	Upper sixteenth (Sector 15)	Lower fifteen-sixteenths (fifteen sectors: 0 to 14)
0	1	0	Upper eighth (two sectors: 14 and 15)	Lower seven-eighths (fourteen sectors: 0 to 13)
0	1	1	Upper quarter (four sectors: 12 to 15)	Lower three-quarters (twelve sectors: 0 to 11)
1	0	0	Upper half (eight sectors: 8 to 15)	Lower half (eight sectors: 0 to 7)
1	0	1	All sectors (sixteen sectors: 0 to 15)	none
1	1	0	All sectors (sixteen sectors: 0 to 15)	none
1	1	1	All sectors (sixteen sectors: 0 to 15)	none

1. The device is ready to accept a bulk erase instruction if, and only if, all block protect (BP2, BP1, BP0) are 0.

5 Memory organization

The memory is organized as:

- 4096 pages (256 bytes each).
- 1,048,576 bytes (8 bits each)
- 16 sectors (512 Kbits, 65536 bytes each)
- 256 subsectors (32 Kbits, 4096 bytes each)

Each page can be individually:

- programmed (bits are programmed from 1 to 0)
- erased (bits are erased from 0 to 1)
- written (bits are changed to either 0 or 1)


The device is page, sector or bulk erasable (bits are erased from 0 to 1).

Table 5. Memory organization

Sector	Subsector	Address range	
15	255	FF000h	FFFFFh
	⋮	⋮	⋮
	240	F0000h	F0FFFh
14	239	EF000h	EFFFFh
	⋮	⋮	⋮
	224	E0000h	E0FFFh
13	223	DF000h	DFFFFh
	⋮	⋮	⋮
	208	D0000h	D0FFFh
12	207	CF000h	CFFFFh
	⋮	⋮	⋮
	192	C0000h	C0FFFh
11	191	BF000h	BFFFFh
	⋮	⋮	⋮
	176	B0000h	B0FFFh
10	175	AF000h	AFFFFh
	⋮	⋮	⋮
	160	A0000h	A0FFFh
9	159	9F000h	9FFFFh
	⋮	⋮	⋮
	144	90000h	90FFFh
1	31	1F000h	1FFFFh
	⋮	⋮	⋮
	16	10000h	10FFFh

Sector	Subsector	Address range	
8	143	8F000h	8FFFFh
	⋮	⋮	⋮
	128	80000h	80FFFh
7	127	7F000h	7FFFFh
	⋮	⋮	⋮
	112	70000h	70FFFh
6	111	6F000h	6FFFFh
	⋮	⋮	⋮
	96	60000h	60FFFh
5	95	5F000h	5FFFFh
	⋮	⋮	⋮
	80	50000h	50FFFh
4	79	4F000h	4FFFFh
	⋮	⋮	⋮
	64	40000h	40FFFh
3	63	3F000h	3FFFFh
	⋮	⋮	⋮
	48	30000h	30FFFh
2	47	2F000h	2FFFFh
	⋮	⋮	⋮
	32	20000h	20FFFh
0	15	0F000h	0FFFFh
	⋮	⋮	⋮
	4	04000h	04FFFh
	3	03000h	03FFFh
	2	02000h	02FFFh
	1	01000h	01FFFh
	0	00000h	00FFFh

Figure 6. Block diagram



1. These features (in gray) are only available in the T7Y process.

6 Instructions

All instructions, addresses and data are shifted in and out of the device, most significant bit first.

Serial data input (D) is sampled on the first rising edge of Serial Clock (C) after Chip Select ($\overline{S}$) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on serial data input (D), each bit being latched on the rising edges of Serial Clock (C).

The instruction set is listed in [Table 6](#).

Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none.

In the case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed (Fast_Read), Read Identification (RDID), Read Status Register (RDSR), or Read Lock Register (RDLR) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select ($\overline{S}$) can be driven High after any bit of the data-out sequence is being shifted out.

In the case of a Page Write (PW), Page Program (PP), Write to Lock Register (WRLR), Page Erase (PE), SubSector Erase (SSE), Sector Erase (SE), Bulk Erase (BE), Write Enable (WREN), Write Disable (WRDI), Write Status Register (WRSR), Deep Power-down (DP) or Release from Deep Power-down (RDP) instruction, Chip Select ($\overline{S}$) must be driven High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select ($\overline{S}$) must be driven High when the number of clock pulses after Chip Select ($\overline{S}$) being driven Low is an exact multiple of eight.

All attempts to access the memory array during a write cycle, program cycle or erase cycle are ignored, and the internal write cycle, program cycle or erase cycle continues unaffected.

Table 6. Instruction set

Instruction	Description	One-byte instruction code		Address bytes	Dummy bytes	Data bytes
WREN	Write enable	0000 0110	06h	0	0	0
WRDI	Write disable	0000 0100	04h	0	0	0
RDID	Read identification	1001 1111	9Fh	0	0	1 to 3
RDSR	Read status register	0000 0101	05h	0	0	1 to ∞
WRLR	Write to lock register	1110 0101	E5h	3	0	1
WRSR ⁽¹⁾	Write status register	0000 0001	01h	0	0	1
RDLR	Read lock register	1110 1000	E8h	3	0	1
READ	Read data bytes	0000 0011	03h	3	0	1 to ∞
FAST_READ	Read data bytes at higher speed	0000 1011	0Bh	3	1	1 to ∞
PW	Page write	0000 1010	0Ah	3	0	1 to 256
PP	Page program	0000 0010	02h	3	0	1 to 256
PE	Page erase	1101 1011	DBh	3	0	0
SSE ⁽¹⁾	Subsector erase	0010 0000	20h	3	0	0
SE	Sector erase	1101 1000	D8h	3	0	0
BE	Bulk erase	1100 0111	C7h	0	0	0
DP	Deep power-down	1011 1001	B9h	0	0	0
RDP	Release from deep power-down	1010 1011	ABh	0	0	0


1. Instruction available only in the T9HX process (see [Important note on page 6](#)).

6.1 Write enable (WREN)

The write enable (WREN) instruction ([Figure 7](#)) sets the write enable latch (WEL) bit.

The write enable latch (WEL) bit must be set prior to every page write (PW), page program (PP), page erase (PE), sector erase (SE), bulk erase (BE) and write to lock register (WRLR) instructions.

The write enable (WREN) instruction is entered by driving Chip Select ($\overline{S}$) Low, sending the instruction code, and then driving Chip Select ($\overline{S}$) High.

Figure 7. Write enable (WREN) instruction sequence


6.2 Write disable (WRDI)

The write disable (WRDI) instruction ([Figure 8](#)) resets the write enable latch (WEL) bit.

The write disable (WRDI) instruction is entered by driving Chip Select ($\overline{S}$) Low, sending the instruction code, and then driving Chip Select ($\overline{S}$) High.

The write enable latch (WEL) bit is reset under the following conditions:

- Power-up
- Write disable (WRDI) instruction completion
- Page write (PW) instruction completion
- Page program (PP) instruction completion
- Write to lock register (WRLR) instruction completion
- Page erase (PE) instruction completion
- Sector erase (SE) instruction completion
- Bulk erase (BE) instruction completion.

Figure 8. Write disable (WRDI) instruction sequence

6.3 Read identification (RDID)

The Read Identification (RDID) instruction allows to read the device identification data:

- Manufacturer identification (1 byte)
- Device identification (2 bytes)
- A unique ID code (UID) (17 bytes, of which 16 available upon customer request)^(a).

The manufacturer identification is assigned by JEDEC, and has the value 20h for Numonyx. The device identification is assigned by the device manufacturer, and indicates the memory type in the first byte (80h), and the memory capacity of the device in the second byte (14h). The UID contains the length of the following data in the first byte (set to 10h), and 16 bytes of the optional customized factory data (CFD) content. The CFD bytes are read-only and can be programmed with customers data upon their demand. If the customers do not make requests, the devices are shipped with all the CFD bytes programmed to zero (00h).

Any Read Identification (RDID) instruction while an erase or program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.

The device is first selected by driving Chip Select ($\overline{S}$) Low. Then, the 8-bit instruction code for the instruction is shifted in. After this, the 24-bit device identification, stored in the memory, the 8-bit CFD length followed by 16 bytes of CFD content will be shifted out on serial data output (Q). Each bit is shifted out during the falling edge of Serial Clock (C).

The instruction sequence is shown in [Figure 9](#).

The Read Identification (RDID) instruction is terminated by driving Chip Select ($\overline{S}$) High at any time during data output.

When Chip Select ($\overline{S}$) is driven High, the device is put in the standby power mode. Once in the standby power mode, the device waits to be selected, so that it can receive, decode and execute instructions.


Table 7. Read identification (RDID) data-out sequence

Manufacturer identification	Device identification		UID ⁽¹⁾	
	Memory type	Memory capacity	CFD length	CFD content
20h	80h	14h	10h	16 bytes

1. The unique ID code is available only in the T9HX process (see [Important note on page 6](#)).

a. The 17 bytes of unique ID code are available only in the T9HX process (see [Important note on page 6](#)).

Figure 9. Read Identification (RDID) instruction sequence and data-out sequence



6.4 Read status register (RDSR)

The Read Status Register (RDSR) instruction allows the status register to be read. The status register may be read at any time, even while a program, erase or write cycle is in progress. When one of these cycles is in progress, it is recommended to check the write in progress (WIP) bit before sending a new instruction to the device. It is also possible to read the status register continuously, as shown in [Figure 10](#).

The status bits of the status register are as follows:

6.4.1 WIP bit

The write in progress (WIP) bit indicates whether the memory is busy with a write, program or erase cycle. When set to '1', such a cycle is in progress, when reset to '0' no such cycle is in progress.

6.4.2 WEL bit

The write enable latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to '1' the internal Write Enable Latch is set, when set to '0' the internal Write Enable Latch is reset and no write, program or erase instruction is accepted.

6.4.3 BP2, BP1, BP0 bits

The block protect (BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against program and erase instructions. These bits are written with the write status register (WRSR) instruction. When one or more of the block protect (BP2, BP1, BP0) bits is set to '1', the relevant memory area (as defined in [Table 4](#)) becomes protected against Page Program (PP), Sector Erase (SE) and SubSector Erase (SSE) instructions. The block protect (BP2, BP1, BP0) bits can be written provided that the hardware protected mode has not been set. The Bulk Erase (BE) instruction is executed if, and only if:

- all block protect (BP2, BP1, BP0) bits are 0
- the lock register protection bits are not all set ('1').

6.4.4 SRWD bit


The status register write disable (SRWD) bit is operated in conjunction with the Write Protect ($\overline{W}$) signal. When the status register write disable (SRWD) bit is set to '1', and Write Protect ($\overline{W}$) is driven Low, the non-volatile bits of the status register (SRWD, BP2, BP1, BP0) become read-only bits. In such a state, as the write status register (WRSR) instruction is no longer accepted for execution, the definition of the size of the write protected area cannot be further modified.

Table 8. Status register format^{(1) (2) (3)}

b7				b0			
SRWD	0	0	BP2	BP1	BP0	WEL	WIP

1. WEL (write enable latch) and WIP ((write in program) are volatile read-only bits (WEL is set and reset by specific instructions; WIP is automatically set and reset by the internal logic of the device).
2. SRWD = status register write protect bit; BP0, BP1, BP2 = block protect bits.
3. The BP bits and the SRWD bit exist only in the T9HX process.

Figure 10. Read status register (RDSR) instruction sequence and data-out sequence



6.5 Write status register (WRSR)

The write status register (WRSR) instruction allows new values to be written to the status register.

Note: The status register *BPI* and *SRWD* bits are available in the M25PE80 in the T9HX process only. See [Important note on page 6](#) for more details.

Before the write status register (WRSR) instruction can be accepted, a write enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded and executed, the device sets the write enable latch (WEL).

The write status register (WRSR) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code and the data byte on serial data input (D).

The instruction sequence is shown in [Figure 11](#).

The write status register (WRSR) instruction has no effect on b6, b5, b1 and b0 of the status register. b6 and b5 are always read as 0.

Chip Select ($\overline{S}$) must be driven High after the eighth bit of the data byte has been latched in. If not, the write status register (WRSR) instruction is not executed. As soon as Chip Select ($\overline{S}$) is driven High, the self-timed write status register cycle (whose duration is t_W) is initiated. While the write status register cycle is in progress, the status register may still be read to check the value of the write in progress (WIP) bit. The write in progress (WIP) bit is 1 during the self-timed write status register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The write status register (WRSR) instruction allows the user to change the values of the block protect (BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in [Table 4](#). The write status register (WRSR) instruction also allows the user to set or reset the status register write disable (SRWD) bit in accordance with the Write Protect ($\overline{W}$) signal (see [Section 6.4.4](#)).

If a write status register (WRSR) instruction is interrupted by a $\overline{\text{Reset}}$ Low pulse, the internal cycle of the write status register operation (whose duration is t_W) is first completed (provided that the supply voltage V_{CC} remains within the operating range). After that the device enters the reset mode (see also [Table 15: Device status after a Reset Low pulse](#) and [Table 26: Timings after a Reset Low pulse](#)).

Figure 11. Write status register (WRSR) instruction sequence




Table 9. Protection modes (T9HX process only)⁽¹⁾

$\overline{W}$ signal	SRWD bit	Mode	Write protection of the status register	Memory content	
				Protected area ⁽²⁾	Unprotected area ⁽²⁾
1	0	Second software protected (SPM2)	Status register is writable (if the WREN instruction has set the WEL bit)	Protected against page program, sector erase and bulk erase	Ready to accept page program and sector erase instructions
0	0		The values in the SRWD, BP2, BP1 and BP0 bits can be changed		
1	1	Hardware protected (HPM)	Status register is hardware write protected	Protected against page program, sector erase and bulk erase	Ready to accept page program and sector erase instructions
0	1		The values in the SRWD, BP2, BP1 and BP0 bits cannot be changed		

1. See [Important note on page 6](#).

2. As defined by the values in the block protect (BP2, BP1, BP0) bits of the status register, as shown in [Table 4](#).

The protection features of the device are summarized in [Table 9](#).

When the status register write disable (SRWD) bit of the status register is 0 (its initial delivery state), it is possible to write to the status register provided that the write enable latch (WEL) bit has previously been set by a write enable (WREN) instruction, regardless of the whether Write Protect ($\overline{W}$) is driven High or Low.

When the status register write disable (SRWD) bit of the status register is set to '1', two cases need to be considered, depending on the state of Write Protect ($\overline{W}$):

- If write protect ($\overline{W}$) is driven High, it is possible to write to the status register provided that the write enable latch (WEL) bit has previously been set by a write enable (WREN) instruction.
- If write protect ($\overline{W}$) is driven Low, it is not possible to write to the status register even if the write enable latch (WEL) bit has previously been set by a write enable (WREN) instruction. Attempts to write to the status register are rejected, and are not accepted for execution. As a consequence, all the data bytes in the memory area that are software protected (SPM2) by the block protect (BP2, BP1, BP0) bits of the status register, are also hardware protected against data modification.

Regardless of the order of the two events, the hardware protected mode (HPM) can be entered:

- by setting the status register write disable (SRWD) bit after driving write protect ($\overline{W}$) Low
- or by driving write protect ($\overline{W}$) Low after setting the status register write disable (SRWD) bit.

The only way to exit the hardware protected mode (HPM) once entered is to pull write protect ($\overline{W}$) High.

If write protect ($\overline{W}$) is permanently tied High, the hardware protected mode (HPM) can never be activated, and only the software protected mode (SPM2), using the block protect (BP2, BP1, BP0) bits of the status register, can be used.

6.6 Read data bytes (READ)


The device is first selected by driving Chip Select ($\overline{S}$) Low. The instruction code for the Read data bytes (READ) instruction is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of Serial Clock (C). Then the memory contents, at that address, is shifted out on serial data output (Q), each bit being shifted out, at a maximum frequency f_R , during the falling edge of Serial Clock (C).

The instruction sequence is shown in [Figure 12](#).

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single read data bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The read data bytes (READ) instruction is terminated by driving Chip Select ($\overline{S}$) High. Chip Select ($\overline{S}$) can be driven High at any time during data output. Any read data bytes (READ) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 12. Read data bytes (READ) instruction sequence and data-out sequence



1. Address bits A23 to A20 are don't care.

6.7 Read data bytes at higher speed (FAST_READ)


The device is first selected by driving Chip Select ($\overline{S}$) Low. The instruction code for the read data bytes at higher speed (FAST_READ) instruction is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (C). Then the memory contents, at that address, is shifted out on serial data output (Q), each bit being shifted out, at a maximum frequency f_C , during the falling edge of Serial Clock (C).

The instruction sequence is shown in [Figure 13](#).

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single read data bytes at higher speed (FAST_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The read data bytes at higher speed (FAST_READ) instruction is terminated by driving Chip Select ($\overline{S}$) High. Chip Select ($\overline{S}$) can be driven High at any time during data output. Any read data bytes at higher speed (FAST_READ) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 13. Read data bytes at higher speed (FAST_READ) instruction sequence and data-out sequence



1. Address bits A23 to A20 are don't care.

6.8 Read lock register (RDLR)

The device is first selected by driving Chip Select ($\overline{S}$) Low. The instruction code for the read lock register (RDLR) instruction is followed by a 3-byte address (A23-A0) pointing to any location inside the concerned sector (or subsector). Each address bit is latched-in during the rising edge of Serial Clock (C). Then the value of the lock register is shifted out on serial data output (Q), each bit being shifted out, at a maximum frequency f_C , during the falling edge of Serial Clock (C).

The instruction sequence is shown in [Figure 14](#).

The read lock register (RDLR) instruction is terminated by driving Chip Select ($\overline{S}$) High at any time during data output.

Any read lock register (RDLR) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Table 10. Lock registers


Bit	Bit name	Value	Function
b7-b4	Reserved		
b1	Sector lock down	'1'	The write lock and lock down bits cannot be changed. Once a '1' is written to the lock down bit it cannot be cleared to '0', except by a reset or power-up.
		'0'	The write lock and lock down bits can be changed by writing new values to them (default value).
b0	Sector write lock	'1'	Write, program and erase operations in this sector will not be executed. The memory contents will not be changed.
		'0'	Write, program and erase operations in this sector are executed and will modify the sector contents (default value).

Table 11. Not for new design: lock registers for the M25PE80 in T7Y process⁽¹⁾

Bit	Bit name	Value	Function
b7-b4	Reserved		
b3	Subsector lock down ⁽²⁾	'1'	This functionality must not be used for new designs, as the M25PE80 delivered from Feb 2007 will not offer this functionality. The write lock and lock down bits cannot be changed. Once a '1' is written to the lock down bit it cannot be cleared to '0' except by a reset or power-up.
		'0'	This functionality must not be used for new designs, as the M25PE80 delivered from Feb 2007 will not offer this functionality. The write lock and lock down bits can be changed by writing new values to them (default value).
b2	Subsector write lock ⁽²⁾	'1'	This functionality must not be used for new designs, as the M25PE80 delivered from Feb 2007 will not offer this functionality. Write, program and erase operations in this subsector will not be executed. The memory contents will not be changed.
		'0'	This functionality must not be used for new designs, as the M25PE80 delivered from Feb 2007 will not offer this functionality. Write, program and erase operations in this subsector are executed and will modify the subsector contents (default value).
b1	Sector lock down	'1'	The write lock and lock down bits cannot be changed. Once a '1' is written to the lock down bit it cannot be cleared to '0', except by a reset or power-up.
		'0'	The write lock and lock down bits can be changed by writing new values to them (default value).
b0	Sector write lock	'1'	Write, program and erase operations in this sector will not be executed. The memory contents will not be changed.
		'0'	Write, program and erase operations in this sector are executed and will modify the sector contents (default value).

1. See: [Important note on page 6](#).

2. Valid only for sector 0 and sector 15 (the value '0' is returned for other sectors).

Figure 14. Read lock register (RDLR) instruction sequence and data-out sequence

6.9 Page write (PW)

The page write (PW) instruction allows bytes to be written in the memory. Before it can be accepted, a write enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded, the device sets the write enable latch (WEL).

The page write (PW) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code, three address bytes and at least one data byte on serial data input (D). The rest of the page remains unchanged if no power failure occurs during this write cycle.

The page write (PW) instruction performs a page erase cycle even if only one byte is updated.

If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data exceeding the addressed page boundary roll over, and are written from the start address of the same page (the one whose 8 least significant address bits (A7-A0) are all zero). Chip Select ($\overline{S}$) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in [Figure 15](#).

If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be written correctly within the same page. If less than 256 data bytes are sent to device, they are correctly written at the requested addresses without having any effects on the other bytes of the same page.

For optimized timings, it is recommended to use the page write (PW) instruction to write all consecutive targeted bytes in a single sequence versus using several page write (PW) sequences with each containing only a few bytes.

Chip Select ($\overline{S}$) must be driven High after the eighth bit of the last data byte has been latched in, otherwise the page write (PW) instruction is not executed.


As soon as Chip Select ($\overline{S}$) is driven High, the self-timed page write cycle (whose duration is t_{PW}) is initiated. While the page write cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The write in progress (WIP) bit is 1 during the self-timed page write cycle, and is 0 when it is completed. At some unspecified time before the cycle is complete, the write enable latch (WEL) bit is reset.

A page write (PW) instruction applied to a page that is hardware or software protected is not executed.

Any page write (PW) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

If Reset ($\overline{Reset}$) is driven Low while a page write (PW) cycle is in progress, the page write cycle is interrupted and the programmed data may be corrupted (see [Table 15: Device status after a Reset Low pulse](#)). On $\overline{Reset}$ going Low, the device enters the reset mode and a time of t_{RHSL} is then required before the device can be re-selected by driving Chip Select ($\overline{S}$) Low. For the value of t_{RHSL} see [Table 26: Timings after a Reset Low pulse](#) in [Section 11: DC and AC parameters](#).

Figure 15. Page write (PW) instruction sequence



1. Address bits A23 to A20 are don't care.
2. $1 \leq n \leq 256$.

6.10 Page program (PP)

The page program (PP) instruction allows bytes to be programmed in the memory (changing bits from 1 to 0, only). Before it can be accepted, a write enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded, the device sets the write enable latch (WEL).

The page program (PP) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code, three address bytes and at least one data byte on serial data input (D). If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data exceeding the addressed page boundary roll over, and are programmed from the start address of the same page (the one whose 8 least significant address bits (A7-A0) are all zero). Chip Select ($\overline{S}$) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in [Figure 16](#).

If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.

For optimized timings, it is recommended to use the page program (PP) instruction to program all consecutive targeted bytes in a single sequence versus using several page program (PP) sequences with each containing only a few bytes (see [Table 22: AC characteristics](#) and [Table 24: AC characteristics \(75 MHz operation, T9HX \(0.11 \$\mu\$ m\) process\)](#)).

Chip Select ($\overline{S}$) must be driven High after the eighth bit of the last data byte has been latched in, otherwise the page program (PP) instruction is not executed.


As soon as Chip Select ($\overline{S}$) is driven High, the self-timed page program cycle (whose duration is t_{pp}) is initiated. While the page program cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The write in progress (WIP) bit is 1 during the self-timed page program cycle, and is 0 when it is completed. At some unspecified time before the cycle is complete, the write enable latch (WEL) bit is reset.

A page program (PP) instruction applied to a page that is hardware or software protected is not executed.

Any page program (PP) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

If Reset ($\overline{Reset}$) is driven Low while a page program (PP) cycle is in progress, the page program cycle is interrupted and the programmed data may be corrupted (see [Table 15: Device status after a Reset Low pulse](#)). On $\overline{Reset}$ going Low, the device enters the reset mode and a time of t_{RHSL} is then required before the device can be re-selected by driving Chip Select ($\overline{S}$) Low. For the value of t_{RHSL} see [Table 26: Timings after a Reset Low pulse](#) in [Section 11: DC and AC parameters](#).

Figure 16. Page program (PP) instruction sequence



1. Address bits A23 to A20 are don't care.
2. $1 \leq n \leq 256$.

6.11 Write to lock register (WRLR)

The write to lock register (WRLR) instruction allows bits to be changed in the lock registers. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded, the device sets the write enable latch (WEL).

The write to lock register (WRLR) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code, three address bytes (pointing to any address in the targeted sector and one data byte on serial data input (D). The instruction sequence is shown in [Figure 17](#). Chip Select ($\overline{S}$) must be driven High after the eighth bit of the data byte has been latched in, otherwise the write to lock register (WRLR) instruction is not executed.

Lock register bits are volatile, and therefore do not require time to be written. When the write to lock register (WRLR) instruction has been successfully executed, the write enable latch (WEL) bit is reset after a delay time less than t_{SHSL} minimum value.

Any write to lock register (WRLR) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 17. Write to lock register (WRLR) instruction sequence




Table 12. Lock register in⁽¹⁾

Sector	Bit	Value
All sectors in T9HX process	b7-b2	'0'
All sectors except for sector 0 and sector 15 in T7Y process	b1	Sector lock down bit value (refer to Table 11)
	b0	Sector write lock bit value (refer to Table 11)

1. The table rows in gray are true for products processed in the T7Y process only (see [Important note on page 6](#)).

Table 13. Not for new design: lock registers for the M25PE80 in T7Y process⁽¹⁾

Sector	Bit	Value	
All sectors in T9HX process	b7-b2	'0'	
All sectors except for sector 0 and sector 15 in T7Y process	b1	Sector lock down bit value (refer to Table 11)	
	b0	Sector write lock bit value (refer to Table 11)	
Sector 0, sector 15 in T7Y process	b7	'1'	Only b3 and b2 are taken into account to modify the subsector write lock and lock down bits ⁽²⁾
		'0'	Only b1 and b0 are taken into account to modify the sector write lock and lock down bits ⁽³⁾
	b3	Subsector lock down bit value (refer to Table 11)	
	b2	Subsector write lock bit value (refer to Table 11)	
	b1	Sector lock down bit value (refer to Table 11)	
	b0	Sector write lock bit value (refer to Table 11)	

1. The table rows in gray are true for products processed in the T7Y process only.

2. b6-b4 and b1-b0 must be reset to '0'.

3. b6-b2 must be reset to '0'.

For products processed in the T7Y process only (see [Important note on page 6](#)):

Protection always prevails:

- When the lock down bit of sector 0 or sector 15 is set to '1'.
 - If the lock down bit of sector 0 is '1', all the lock down bits of the subsectors in sector 0 are forced to '1'.
 - If the lock down bit of sector 15 is '1', all the lock down bits of the subsectors in sector 15 are forced to '1'.
- When the write lock bit of sector 0 or sector 15 is set to '1'.
 - if the write lock bit of sector 0 is '1', the write lock bits of all the subsectors in sector 0 are forced to '1' (even if their lock down bits are set to '1').
 - if the write lock bit of sector 15 is '1', the write lock bits of all the subsectors in sector 15 are forced to '1' (even if their lock down bits are set to '1').
- When the write lock bit of sector 0 or sector 15 is reset to '0'.
 - if the write lock bit of sector 0 is '0', all the subsectors in sector 0 whose lock down bit is '0' have their write lock bits forced to '0'.
 - if the write lock bit of sector 15 is '0', all the subsectors in sector 15 whose lock down bit is '0' have their write lock bits forced to '0'.
- When the write lock bit of any sector or subsector is set to '1', any instruction that may modify the contents of this sector or subsector will be rejected (including sector erase and bulk erase).

Note that when the WRLR instruction acts both on write lock (WL) and lock down (LD) bits, it firstly programs the WL bit, and then the LD bit.

As an example, if a subsector lock register settings are xxxx0101b and a WRLR instruction is issued with a lock register in data set to 00000010b:

1. the sector WL bit is first set to '0' (and all subsectors that are not locked-down will have their WL bit reset to '0').
2. the sector LD bit and all subsectors LD bits are set to '1'. In this case, the final value of the above subsector lock register is xxxx1010b.

6.12 Page erase (PE)

The page erase (PE) instruction sets to '1' (FFh) all bits inside the chosen page. Before it can be accepted, a write enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded, the device sets the write enable latch (WEL).

The page erase (PE) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code, and three address bytes on serial data input (D). Any address inside the page is a valid address for the page erase (PE) instruction. Chip Select ($\overline{S}$) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in [Figure 18](#).


Chip Select ($\overline{S}$) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the page erase (PE) instruction is not executed. As soon as Chip Select ($\overline{S}$) is driven High, the self-timed page erase cycle (whose duration is t_{PE}) is initiated. While the page erase cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The write in progress (WIP) bit is 1 during the self-timed page erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is complete, the write enable latch (WEL) bit is reset.

A page erase (PE) instruction applied to a page that is hardware or software protected is not executed.

Any page erase (PE) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

If Reset ($\overline{Reset}$) is driven Low while a page erase (PE) cycle is in progress, the page erase cycle is interrupted and the programmed data may be corrupted (see [Table 15: Device status after a Reset Low pulse](#)). On $\overline{Reset}$ going Low, the device enters the reset mode and a time of t_{RHSL} is then required before the device can be re-selected by driving Chip Select ($\overline{S}$) Low. For the value of t_{RHSL} see [Table 26: Timings after a Reset Low pulse](#) in [Section 11: DC and AC parameters](#).

Figure 18. Page erase (PE) instruction sequence



1. Address bits A23 to A20 are don't care.

6.13 Subsector erase (SSE)

Note: The subsector erase (SSE) instruction is decoded only in the M25PE80 in the T9HX process (see [Important note on page 6](#)).

The subsector erase (SSE) instruction sets to '1' (FFh) all bits inside the chosen subsector. Before it can be accepted, a write enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded, the device sets the write enable latch (WEL).

The subsector erase (SE) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code, and three address bytes on serial data input (D). Any address inside the subsector (see [Table 5](#)) is a valid address for the subsector erase (SE) instruction. Chip Select ($\overline{S}$) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in [Figure 20](#).


Chip Select ($\overline{S}$) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the subsector erase (SE) instruction is not executed. As soon as Chip Select ($\overline{S}$) is driven High, the self-timed subsector erase cycle (whose duration is t_{SSE}) is initiated. While the subsector erase cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The write in progress (WIP) bit is 1 during the self-timed subsector erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is complete, the write enable latch (WEL) bit is reset.

A subsector erase (SSE) instruction applied to a subsector that contains a page that is hardware or software protected is not executed.

Any subsector erase (SSE) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

If Reset ($\overline{Reset}$) is driven Low while a subsector erase (SSE) cycle is in progress, the subsector erase cycle is interrupted and data may not be erased correctly (see [Table 15: Device status after a Reset Low pulse](#)). On $\overline{Reset}$ going Low, the device enters the reset mode and a time of t_{RHSL} is then required before the device can be re-selected by driving Chip Select ($\overline{S}$) Low. For the value of t_{RHSL} see [Table 26: Timings after a Reset Low pulse](#) in [Section 11: DC and AC parameters](#).

Figure 19. Subsector erase (SSE) instruction sequence



1. Address bits A23 to A20 are don't care.

6.14 Sector erase (SE)

The sector erase (SE) instruction sets to '1' (FFh) all bits inside the chosen sector. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded, the device sets the write enable latch (WEL).

The sector erase (SE) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code, and three address bytes on serial data input (D). Any address inside the sector (see [Table 5](#)) is a valid address for the sector erase (SE) instruction. Chip Select ($\overline{S}$) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in [Figure 20](#).


Chip Select ($\overline{S}$) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the sector erase (SE) instruction is not executed. As soon as Chip Select ($\overline{S}$) is driven High, the self-timed sector erase cycle (whose duration is t_{SE}) is initiated. While the sector erase cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The write in progress (WIP) bit is 1 during the self-timed sector erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is complete, the write enable latch (WEL) bit is reset.

A sector erase (SE) instruction applied to a sector that contains a page that is hardware or software protected is not executed.

Any sector erase (SE) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

If Reset ($\overline{Reset}$) is driven Low while a sector erase (SE) cycle is in progress, the sector erase cycle is interrupted and data may not be erased (see [Table 15: Device status after a Reset Low pulse](#)). On $\overline{Reset}$ going Low, the device enters the reset mode and a time of t_{RHSL} is then required before the device can be re-selected by driving Chip Select ($\overline{S}$) Low. For the value of t_{RHSL} see [Table 26: Timings after a Reset Low pulse](#) in [Section 11: DC and AC parameters](#).

Figure 20. Sector erase (SE) instruction sequence



1. Address bits A23 to A20 are don't care.

6.15 Bulk erase (BE)

The bulk erase (BE) instruction sets all bits to '1' (FFh). Before it can be accepted, a write enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded, the device sets the write enable latch (WEL).

The bulk erase (BE) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code on serial data input (D). Chip Select ($\overline{S}$) must be driven Low for the entire duration of the sequence.


The instruction sequence is shown in [Figure 21](#).

Chip Select ($\overline{S}$) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the bulk erase instruction is not executed. As soon as Chip Select ($\overline{S}$) is driven High, the self-timed bulk erase cycle (whose duration is t_{BE}) is initiated. While the bulk erase cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The write in progress (WIP) bit is 1 during the self-timed bulk erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the write enable latch (WEL) bit is reset.

Any bulk erase (BE) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress. A bulk erase (BE) instruction is ignored if at least one sector or subsector is write-protected (Hardware or software protection).

If Reset ($\overline{Reset}$) is driven Low while a bulk erase (BE) cycle is in progress, the bulk erase cycle is interrupted and data may not be erased correctly (see [Table 15: Device status after a Reset Low pulse](#)). On $\overline{Reset}$ going Low, the device enters the reset mode and a time of t_{RHSL} is then required before the device can be re-selected by driving Chip Select ($\overline{S}$) Low. For the value of t_{RHSL} see [Table 26: Timings after a Reset Low pulse](#) in [Section 11: DC and AC parameters](#).

Figure 21. Bulk erase (BE) instruction sequence



6.16 Deep power-down (DP)

Executing the deep power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the deep power-down mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all write, program and erase instructions.

Driving Chip Select ($\overline{S}$) High deselects the device, and puts the device in the standby mode (if there is no internal cycle currently in progress). But this mode is not the deep power-down mode. The deep power-down mode can only be entered by executing the deep power-down (DP) instruction, subsequently reducing the standby current (from I_{CC1} to I_{CC2} , as specified in [Table 20](#)).

Once the device has entered the deep power-down mode, all instructions are ignored except the release from deep power-down (RDP) instruction. Issuing the release from deep power-down (RDP) instruction will cause the device to exit the deep power-down mode.

The deep power-down mode automatically stops at power-down, and the device always powers-up in the standby mode.


The deep power-down (DP) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code on serial data input (D). Chip Select ($\overline{S}$) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in [Figure 22](#).

Chip Select ($\overline{S}$) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the deep power-down (DP) instruction is not executed. As soon as Chip Select ($\overline{S}$) is driven High, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the deep power-down mode is entered.

Any deep power-down (DP) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 22. Deep power-down (DP) instruction sequence



6.17 Release from deep power-down (RDP)

Once the device has entered the deep power-down mode, all instructions are ignored except the release from deep power-down (RDP) instruction. Executing this instruction takes the device out of the deep power-down mode.

The release from deep power-down (RDP) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code on serial data input (D). Chip Select ($\overline{S}$) must be driven Low for the entire duration of the sequence.


The instruction sequence is shown in [Figure 23](#).

The release from deep power-down (RDP) instruction is terminated by driving Chip Select ($\overline{S}$) High. Sending additional clock cycles on Serial Clock (C), while Chip Select ($\overline{S}$) is driven Low, cause the instruction to be rejected, and not executed.

After Chip Select ($\overline{S}$) has been driven High, followed by a delay, t_{RDP} the device is put in the standby mode. Chip Select ($\overline{S}$) must remain High at least until this period is over. The device waits to be selected, so that it can receive, decode and execute instructions.

Any release from deep power-down (RDP) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 23. Release from deep power-down (RDP) instruction sequence



7 Power-up and power-down

At power-up and power-down, the device must not be selected (that is Chip Select ($\overline{S}$) must follow the voltage applied on V_{CC}) until V_{CC} reaches the correct value:

- $V_{CC}(\text{min})$ at power-up, and then for a further delay of t_{VSL}
- V_{SS} at power-down

A safe configuration is provided in [Section 3: SPI modes](#).

To avoid data corruption and inadvertent write operations during power-up, a power on reset (POR) circuit is included. The logic inside the device is held reset while V_{CC} is less than the power on reset (POR) threshold voltage, V_{WI} – all operations are disabled, and the device does not respond to any instruction.

Moreover, the device ignores all write enable (WREN), page write (PW), page program (PP), page erase (PE), sector erase (SE), bulk erase (BE) and write to lock register (WRLR) instructions until a time delay of t_{PUW} has elapsed after the moment that V_{CC} rises above the V_{WI} threshold. However, the correct operation of the device is not guaranteed if, by this time, V_{CC} is still below $V_{CC}(\text{min})$. No write, program or erase instructions should be sent until the later of:

- t_{PUW} after V_{CC} passed the V_{WI} threshold
- t_{VSL} after V_{CC} passed the $V_{CC}(\text{min})$ level

These values are specified in [Table 14](#).

If the delay, t_{VSL} , has elapsed, after V_{CC} has risen above $V_{CC}(\text{min})$, the device can be selected for read instructions even if the t_{PUW} delay is not yet fully elapsed.

As an extra protection, the Reset ($\overline{\text{Reset}}$) signal could be driven Low for the whole duration of the power-up and power-down phases.

At power-up, the device is in the following state:

- The device is in the standby mode (not the deep power-down mode).
- The write enable latch (WEL) bit is reset.

Normal precautions must be taken for supply rail decoupling, to stabilize the V_{CC} supply. Each device in a system should have the V_{CC} rail decoupled by a suitable capacitor close to the package pins (generally, this capacitor is of the order of 0.1 μF).

At power-down, when V_{CC} drops from the operating voltage, to below the power on reset (POR) threshold voltage, V_{WI} , all operations are disabled and the device does not respond to any instruction. The designer needs to be aware that if a power-down occurs while a write, program or erase cycle is in progress, some data corruption can result.

Figure 24. Power-up timing




Table 14. Power-up timing and V_{WI} threshold

Symbol	Parameter	Min	Max	Unit
$t_{VSL}^{(1)}$	$V_{CC(min)}$ to $\overline{S}$ low	30		μs
$t_{PUW}^{(1)}$	Time delay before the first write, program or erase instruction	1	10	ms
$V_{WI}^{(1)}$	Write inhibit voltage	1.5	2.5	V

1. These parameters are characterized only, over the temperature range $-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$.

8 Reset

Driving reset ($\overline{\text{Reset}}$) Low while an internal operation is in progress will affect this operation (write, program or erase cycle) and data may be lost.

All the lock bits are reset to 0 after a $\overline{\text{Reset}}$ Low pulse.

[Table 15](#) shows the status of the device after a $\overline{\text{Reset}}$ Low pulse.

Table 15. Device status after a $\overline{\text{Reset}}$ Low pulse

Conditions: reset pulse occurred	Lock bits status	Internal logic status	Addressed data
While decoding an instruction ⁽¹⁾ : WREN, WRDI, RDID, RDSR, READ, RDLR, Fast_Read, WRLR, PW, PP, PE, SE, BE, SSE, DP, RDP	Reset to 0	Same as POR	Not significant
Under completion of an erase or program cycle of a PW, PP, PE, SSE, SE, BE operation	Reset to 0	Equivalent to POR	Addressed data could be modified
Under completion of a WRSR operation	Reset to 0	Equivalent to POR (after t_W)	Write is correctly completed
Device deselected ($\overline{\text{S}}$ High) and in standby mode	Reset to 0	Same as POR	Not significant

1. $\overline{\text{S}}$ remains Low while $\overline{\text{Reset}}$ is Low.

9 Initial delivery state

The device is delivered with the memory array erased: all bits are set to '1' (each byte contains FFh). All usable status register bits are 0.

10 Maximum rating

Stressing the device above the rating listed in the [Table 16: Absolute maximum ratings](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 16. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
T _{STG}	Storage Temperature	−65	150	°C
T _{LEAD}	Lead temperature during soldering		See ⁽¹⁾	
V _{IO}	Input and output voltage (with respect to ground)	−0.6	V _{CC} + 0.6	V
V _{CC}	Supply voltage	−0.6	4.0	V
V _{ESD}	Electrostatic discharge voltage (human body model) ⁽²⁾	−2000	2000	V

1. Compliant with JEDEC Std J-STD-020C (for small body, SnPb or Pb assembly), the ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.
2. JEDEC Std JESD22-A114A (C1 = 100 pF, R1 = 1500 Ω, R2 = 500 Ω).

11 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 17. Operating conditions

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply voltage	2.7	3.6	V
T_A	Ambient operating temperature	-40	85	°C

Table 18. AC measurement conditions

Symbol	Parameter	Min	Max	Unit
C_L	Load capacitance	30		pF
	Input rise and fall times		5	ns
	Input pulse voltages	0.2V _{CC} to 0.8V _{CC}		V
	Input and output timing reference voltages	0.3V _{CC} to 0.7V _{CC}		V

1. Output Hi-Z is defined as the point where data out is no longer driven.

Figure 25. AC measurement I/O waveform




Table 19. Capacitance

Symbol	Parameter	Test condition	Min	Max	Unit
C_{OUT}	Output capacitance (Q)	$V_{OUT} = 0\text{ V}$		8	pF
C_{IN}	Input capacitance (other pins)	$V_{IN} = 0\text{ V}$		6	pF

1. Sampled only, not 100% tested, at $T_A=25\text{ °C}$ and a frequency of 33 MHz.

Table 20. DC characteristics

Symbol	Parameter	Test condition (in addition to those in Table 17)	Min	Max	Unit
I_{LI}	Input leakage current			± 2	μA
I_{LO}	Output leakage current			± 2	μA
I_{CC1}	Standby current (standby and reset modes)	$\bar{S} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$		50	μA
I_{CC2}	Deep power-down current	$\bar{S} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$		10	μA
I_{CC3}	Operating current (FAST_READ)	$C = 0.1V_{CC} / 0.9V_{CC}$ at 50 MHz, Q = open		8	mA
		$C = 0.1V_{CC} / 0.9V_{CC}$ at 33 MHz, Q = open		6	
I_{CC4}	Operating current (PW)	$\bar{S} = V_{CC}$		15	mA
I_{CC5}	Operating current (SE)	$\bar{S} = V_{CC}$		15	mA
V_{IL}	Input low voltage		-0.5	$0.3V_{CC}$	V
V_{IH}	Input high voltage		$0.7V_{CC}$	$V_{CC} + 0.4$	V
V_{OL}	Output low voltage	$I_{OL} = 1.6 \text{ mA}$		0.4	V
V_{OH}	Output high voltage	$I_{OH} = -100 \mu A$	$V_{CC} - 0.2$		V

Table 21. DC characteristics (75 MHz operation (T9HX (0.11 μm process))⁽¹⁾

Symbol	Parameter	Test condition (in addition to those in Table 17)	Min	Max	Unit
I_{LI}	Input leakage current			± 2	μA
I_{LO}	Output leakage current			± 2	μA
I_{CC1}	Standby current (standby and reset modes)	$\bar{S} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$		50	μA
I_{CC2}	Deep power-down current	$\bar{S} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$		10	μA
I_{CC3}	Operating current (FAST_READ)	$C = 0.1V_{CC} / 0.9V_{CC}$ at 33 MHz, Q = open		4	mA
		$C = 0.1V_{CC} / 0.9V_{CC}$ at 75 MHz, Q = open		12	
I_{CC4}	Operating current (PW)	$\bar{S} = V_{CC}$		15	mA
I_{CC5}	Operating current (SE)	$\bar{S} = V_{CC}$		15	mA
V_{IL}	Input low voltage		-0.5	$0.3V_{CC}$	V
V_{IH}	Input high voltage		$0.7V_{CC}$	$V_{CC} + 0.4$	V
V_{OL}	Output low voltage	$I_{OL} = 1.6 \text{ mA}$		0.4	V
V_{OH}	Output high voltage	$I_{OH} = -100 \mu A$	$V_{CC} - 0.2$		V

1. Delivery of parts operating with a maximum clock rate of 75 MHz starts from week 8 of 2008.

Table 22. AC characteristics

Test conditions specified in Table 17 and Table 18						
Symbol	Alt.	Parameter	Min	Typ	Max	Unit
f_C	f_C	Clock frequency for the following instructions: FAST_READ, RDLR, PW, PP, WRLR, PE, SE, DP, RDP, WREN, WRDI, RDSR	D.C.		50	MHz
f_R		Clock frequency for read instructions	D.C.		20	MHz
$t_{CH}^{(1)}$	t_{CLH}	Clock high time	9			ns
$t_{CL}^{(1)}$	t_{CLL}	Clock low time	9			ns
		Clock slew rate ⁽²⁾ (peak to peak)	0.1			V/ns
t_{SLCH}	t_{CSS}	$\overline{S}$ active setup time (relative to C)	5			ns
t_{CHSL}		$\overline{S}$ not active hold time (relative to C)	5			ns
t_{DVCH}	t_{DSU}	Data in setup time	2			ns
t_{CHDX}	t_{DH}	Data in hold time	5			ns
t_{CHSH}		$\overline{S}$ active hold time (relative to C)	5			ns
t_{SHCH}		$\overline{S}$ not active setup time (relative to C)	5			ns
t_{SHSL}	t_{CSH}	$\overline{S}$ deselect time	100			ns
$t_{SHQZ}^{(2)}$	t_{DIS}	Output disable time			8	ns
t_{CLQV}	t_V	Clock low to output valid			8	ns
t_{CLQX}	t_{HO}	Output hold time	0			ns
t_{THSL}		Top sector lock setup time	50			ns
t_{SHTL}		Top sector lock hold time	100			ns
$t_{DP}^{(2)}$		$\overline{S}$ to deep power-down			3	μ s
$t_{RDP}^{(2)}$		$\overline{S}$ high to standby mode			30	μ s
$t_{PW}^{(3)}$		Page write cycle time (256 bytes)		11	25	ms
		Page write cycle time (n bytes)		$10.1 + n * 0.9/256$		
$t_{PP}^{(3)}$		Page program cycle time (256 bytes)		1.35	5	ms
		Page program cycle time (n bytes)		$0.45 + n * 0.9/256$		
t_{PE}		Page erase cycle time		10	20	ms
t_{SE}		Sector erase cycle time		1	5	s
t_{BE}		Bulk erase cycle time		10	60	s

1. $t_{CH} + t_{CL}$ must be greater than or equal to $1/f_C$.
2. Value guaranteed by characterization, not 100% tested in production.
3. When using PP and PW instructions to update consecutive bytes, optimized timings are obtained with one sequence including all the bytes versus several sequences of only a few bytes ($1 \leq n \leq 256$).

Table 23. AC characteristics (50 MHz operation, T9HX (0.11µm) process⁽¹⁾)

Test conditions specified in Table 17 and Table 18						
Symbol	Alt.	Parameter	Min	Typ	Max	Unit
f_C	f_C	Clock frequency for the following instructions: FAST_READ, RDLR, PW, PP, WRLR, PE, SE, SSE, DP, RDP, WREN, WRDI, RDSR, WRSR	D.C.		50	MHz
f_R		Clock frequency for read instructions	D.C.		33	MHz
$t_{CH}^{(2)}$	t_{CLH}	Clock high time	9			ns
$t_{CL}^{(2)}$	t_{CLL}	Clock low time	9			ns
		Clock slew rate ⁽²⁾ (peak to peak)	0.1			V/ns
t_{SLCH}	t_{CSS}	$\overline{S}$ active setup time (relative to C)	5			ns
t_{CHSL}		$\overline{S}$ not active hold time (relative to C)	5			ns
t_{DVCH}	t_{DSU}	Data in setup time	2			ns
t_{CHDX}	t_{DH}	Data in hold time	5			ns
t_{CHSH}		$\overline{S}$ active hold time (relative to C)	5			ns
t_{SHCH}		$\overline{S}$ not active setup time (relative to C)	5			ns
t_{SHSL}	t_{CSH}	$\overline{S}$ deselect time	100			ns
$t_{SHQZ}^{(3)}$	t_{DIS}	Output disable time			8	ns
t_{CLQV}	t_V	Clock low to output valid			8	ns
t_{CLQX}	t_{HO}	Output hold time	0			ns
$t_{WHSL}^{(4)}$		Write protect setup time	50			ns
$t_{SHWL}^{(4)}$		Write protect hold time	100			ns
$t_{DP}^{(3)}$		$\overline{S}$ to deep power-down			3	µs
$t_{RDP}^{(3)}$		$\overline{S}$ high to standby mode			30	µs
t_W		Write status register cycle time		3	15	ms
$t_{PW}^{(5)}$		Page write cycle time (256 bytes)		11	23	ms
$t_{PP}^{(4)}$		Page program cycle time (256 bytes)		0.8	3	ms
		Page program cycle time (n bytes)		$\text{int}(n/8) \times 0.025^{(6)}$		
t_{PE}		Page erase cycle time		10	20	ms
t_{SE}		Sector erase cycle time		1	5	s
t_{SSE}		Subsector erase cycle time		50	150	ms
t_{BE}		Bulk erase cycle time		10	20	s

1. See: [Important note on page 6](#).
2. $t_{CH} + t_{CL}$ must be greater than or equal to $1/f_C$.
3. Value guaranteed by characterization, not 100% tested in production.
4. Only applicable as a constraint for a WRSR instruction when SRWD is set to '1'.
5. When using PP and PW instructions to update consecutive bytes, optimized timings are obtained with one sequence including all the bytes versus several sequences of only a few bytes ($1 \leq n \leq 256$).
6. $\text{int}(A)$ corresponds to the upper integer part of A. For instance, $\text{int}(12/8) = 2$, $\text{int}(32/8) = 4$, $\text{int}(15.3) = 15$.

Table 24. AC characteristics (75 MHz operation, T9HX (0.11 µm) process⁽¹⁾)

Test conditions specified in Table 17 and Table 18						
Symbol	Alt.	Parameter	Min	Typ	Max	Unit
f_C	f_C	Clock frequency for the following instructions: FAST_READ, RDLR, PW, PP, WRLR, PE, SE, SSE, DP, RDP, WREN, WRDI, RDSR, WRSR	D.C.		75	MHz
f_R		Clock frequency for read instructions	D.C.		33	MHz
$t_{CH}^{(2)}$	t_{CLH}	Clock high time	6			ns
$t_{CL}^{(2)}$	t_{CLL}	Clock low time	6			ns
		Clock slew rate ⁽²⁾ (peak to peak)	0.1			V/ns
t_{SLCH}	t_{CSS}	$\overline{S}$ active setup time (relative to C)	5			ns
t_{CHSL}		$\overline{S}$ not active hold time (relative to C)	5			ns
t_{DVCH}	t_{DSU}	Data in setup time	2			ns
t_{CHDX}	t_{DH}	Data in hold time	5			ns
t_{CHSH}		$\overline{S}$ active hold time (relative to C)	5			ns
t_{SHCH}		$\overline{S}$ not active setup time (relative to C)	5			ns
t_{SHSL}	t_{CSH}	$\overline{S}$ deselect time	100			ns
$t_{SHQZ}^{(3)}$	t_{DIS}	Output disable time			8	ns
t_{CLQV}	t_V	Clock low to output valid under 30 pF/10 pF			8/6	ns
t_{CLQX}	t_{HO}	Output hold time	0			ns
$t_{WHSL}^{(4)}$		Write protect setup time	20			ns
$t_{SHWL}^{(4)}$		Write protect hold time	100			ns
$t_{DP}^{(3)}$		$\overline{S}$ to deep power-down			3	µs
$t_{RDP}^{(3)}$		$\overline{S}$ high to standby mode			30	µs
t_W		Write status register cycle time		3	15	ms
$t_{PW}^{(5)}$		Page write cycle time (256 bytes)		11	23	ms
$t_{PP}^{(3)}$		Page program cycle time (256 bytes)		0.8	3	ms
		Page program cycle time (n bytes)		$\text{int}(n/8) \times 0.025^{(6)}$		
t_{PE}		Page erase cycle time		10	20	ms
t_{SE}		Sector erase cycle time		1	5	s
t_{SSE}		Subsector erase cycle time		50	150	ms
t_{BE}		Bulk erase cycle time		10	20	s

1. See [Important note on page 6](#).

2. $t_{CH} + t_{CL}$ must be greater than or equal to $1/f_C$.

3. Value guaranteed by characterization, not 100% tested in production.

4. Only applicable as a constraint for a WRSR instruction when SRWD is set to '1'.

5. When using PP and PW instructions to update consecutive bytes, optimized timings are obtained with one sequence including all the bytes versus several sequences of only a few bytes ($1 \leq n \leq 256$).

6. $\text{int}(A)$ corresponds to the upper integer part of A. For instance, $\text{int}(12/8) = 2$, $\text{int}(32/8) = 4$, $\text{int}(15.3) = 15$.

Figure 26. Serial input timing





Figure 27. Top sector lock (T7Y process) or write protect (T9HX process) setup and hold timing



1. For the differences between devices produced in the two processes, see [Important note on page 6](#).

Figure 28. Output timing




Table 25. Reset conditions

Test conditions specified in Table 17 and Table 18							
Symbol	Alt.	Parameter	Conditions	Min	Typ	Max	Unit
$t_{RLRH}^{(1)}$	t_{RST}	Reset pulse width		10			μs
t_{SHRH}		Chip Select High to Reset High	Chip should have been deselected before reset is de-asserted	10			ns

1. Value guaranteed by characterization, not 100% tested in production.


Table 26. Timings after a Reset Low pulse⁽¹⁾⁽²⁾

Test conditions specified in Table 17 and Table 18					
Symb ol	Alt.	Parameter	Conditions: Reset pulse occurred	Max	Unit
t_{RHSL}	t_{REC}	Reset recovery time	While decoding an instruction ⁽³⁾ : WREN, WRDI, RDID, RDSR, READ, RDLR, Fast_Read, WRLR, PW, PP, PE, SE, BE, SSE, DP, RDP	30	μs
			Under completion of an erase or program cycle of a PW, PP, PE, SE, BE operation	300	μs
			Under completion of an erase cycle of an SSE operation	3	ms
			Under completion of a WRSR operation	t_w (see Table 23 and Table 24)	ms
			Device deselected ($\overline{S}$ High) and in standby mode	0	μs

1. All the values are guaranteed by characterization, and not 100% tested in production.

2. See [Table 15](#) for a description of the device status after a $\overline{Reset}$ Low pulse.


3. $\overline{S}$ remains Low while $\overline{Reset}$ is Low.

Figure 29. Reset AC waveforms

12 Package mechanical

In order to meet environmental requirements, Numonyx offers these devices in ECOPACK® packages. ECOPACK® packages are lead-free. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

Figure 30. VFQFPN8 (MLP8) 8-lead very thin dual flat package no lead, 6 × 5 mm, package outline




1. Drawing is not to scale.
2. The circle in the top view of the package indicates the position of pin 1.

Table 27. VFQFPN8 (MLP8) 8-lead very thin dual flat package no lead, 6 × 5 mm, package mechanical data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A	0.85	0.80	1.00	0.033	0.031	0.039
A1		0.00	0.05		0.000	0.002
A2	0.65			0.026		
A3	0.20			0.008		
b	0.40	0.35	0.48	0.016	0.014	0.019
D	6.00			0.236		
D1	5.75			0.226		
D2	3.40	3.20	3.60	0.134	0.126	0.142
E	5.00			0.197		
E1	4.75			0.187		
E2	4.00	3.80	4.30	0.157	0.150	0.169
e	1.27	–	–	0.050	–	–
R1	0.10	0.00		0.004	0.000	
L	0.60	0.50	0.75	0.024	0.020	0.029
Θ			12°			12°
aaa			0.15			0.006
bbb			0.10			0.004
ddd			0.05			0.002

Figure 31. QFN8L (MLP8) 8-lead, quad flat package no lead, 6 × 5 mm, package outline




1. Drawing is not to scale.

Table 28. QFN8L (MLP8) 8-lead quad flat package no lead, 6 × 5 mm package mechanical data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A	0.90	0.80	1.00	0.035	0.031	0.039
A1	0.02	0.00	0.05	0.001	0.000	0.002
A3	0.20			0.008		
b	0.40	0.35	0.48	0.016	0.014	0.019
D	6.00			0.236		
D2	3.00	2.80	3.20	0.118	0.110	0.126
E	5.00			0.197		
E2	3.00	2.80	3.20	0.118	0.110	0.126
e	1.27			0.050		
L	0.60	0.50	0.75	0.024	0.020	0.030


Figure 32. SO8 wide – 8 lead plastic small outline, 208 mils body width, package outline



1. Drawing is not to scale.
2. The circle in the top view of the package indicates the position of pin 1.

Table 29. SO8 wide – 8 lead plastic small outline, 208 mils body width, mechanical data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			2.50			0.098
A1		0.00	0.25		0.000	0.010
A2		1.51	2.00		0.059	0.079
b	0.40	0.35	0.51	0.016	0.014	0.020
c	0.20	0.10	0.35	0.008	0.004	0.014
CP			0.10			0.004
D			6.05			0.238
E		5.02	6.22		0.198	0.245
E1		7.62	8.89		0.300	0.350
e	1.27	–	–	0.050	–	–
k		0°	10°		0°	10°
L		0.50	0.80		0.020	0.031
N	8			8		

Figure 33. SO8N - 8 lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.

Table 30. SO8N - 8 lead plastic small outline, 150 mils body width, package mechanical data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.75			0.069
A1		0.10	0.25		0.004	0.010
A2		1.25			0.049	
b		0.28	0.48		0.011	0.019
c		0.17	0.23		0.007	0.009
ccc			0.10			0.004
D	4.90	4.80	5.00	0.193	0.189	0.197
E	6.00	5.80	6.20	0.236	0.228	0.244
E1	3.90	3.80	4.00	0.154	0.150	0.157
e	1.27	—	—	0.050	—	—
h		0.25	0.50		0.010	0.020
k		0°	8°		0°	8°
L		0.40	1.27		0.016	0.050
L1	1.04			0.041		

13 Ordering information

Table 31. Ordering information scheme

Example:	M25PE80	–	V	MP	6	T	P
Device type							
M25PE = page-erasable serial flash memory							
Device function							
80 = 8 Mbit (1 Mbit ×8)							
Operating voltage							
V = V _{CC} = 2.7 to 3.6 V							
Package							
MW = SO8W (208 mils width)							
MN = SO8N (150 mils width) ⁽¹⁾							
MP = VFQFPN8 6 x 5 mm (MLP8)							
MS = QFN8L 6 x 5 mm (MLP8) ⁽²⁾							
Device grade							
6 = industrial: device tested with standard test flow over –40 to 85 °C							
Option							
blank = standard packing							
T = tape and reel packing							
Plating technology							
P or G = ECOPACK® (RoHs compliant)							

1. Package only available for products processed in the T9HX process.
2. Exposed pad of 3 x 3 mm.

Note: For a list of available options (speed, package, etc.), for further information on any aspect of this device or when ordering parts operating at 75 MHz (0.11 μm, process digit ‘4’), please contact your nearest Numonyx sales office.

14 Revision history

Table 32. Document revision history

Date	Version	Changes
24-Nov-2004	0.1	Initial release.
07-Dec-2004	0.2	4KB software protection granularity extended to sector 15.
10-May-2005	0.3	SO16W package removed, SO8W package added. End timing line of t_{SHQZ} modified in Figure 28: Output timing . Plating technology options modified in Table 31: Ordering information scheme . Minor text changes. Tables 2 and 3 and Figure 6 for details on the software protection scheme.
25-Jul-2005	0.4	Lock register programming sequence detailed in section Write to lock register (WRLR) . Sections An easy way to modify data , A fast way to modify data , Page write (PW) and Page program (PP) , updated to explain when using page write and page program instructions. Bulk erase cycle time (t_{BE}), page write cycle time (t_{PW}) and page program cycle time (t_{PP}) updated in Table 22: AC characteristics .
24-Aug-2005	1.0	Version number updated for internet. No document changes.
25-Aug-2005	2.0	Document status updated to preliminary data.
22-Nov-2005	3.0	Page program cycle time, t_{PP} and page write cycle time (n bytes), t_{PW} , updated in Table 22: AC characteristics . I_{CC3} modified in Table 20: DC characteristics . t_{SLCH} , t_{CHSL} , t_{CHSH} , t_{SHCH} and t_{BE} modified in Table 22: AC characteristics . MLP package renamed. Under Plating technology , blank option removed. Note 3 to Table 22 modified. Address modified in Figure 6: Block diagram . Note added to Figure 30 and Figure 32 . Document status promoted from preliminary data to full datasheet status.
12-May-2006	4	Don't care address bits modified in Note 1 (below Figure 12), Note 1 (below Figure 13), Note 1 (below Figure 15), Note 1 (below Figure 16), Note 1 (below Figure 18) and Note 1 (below Figure 20). Small text changes.

Table 32. Document revision history (continued)

Date	Version	Changes
30-Nov-2006	5	<i>Important note on page 6</i> added. VFQFPN8 and SO8W packages updated and SO8N (MN) package added (see Section 12: Package mechanical). <i>Figure 4: Bus master and memory devices on the SPI bus</i> updated and explanatory paragraph added. Reset signal behavior specified in Section 6.8: Read lock register (RDLR), Section 6.10: Page program (PP), Section 6.12: Page erase (PE) and Section 6.14: Sector erase (SE) and Section 6.15: Bulk erase (BE). Section 8: Reset added, Table 25: Reset conditions modified and Table 26: Timings after a Reset Low pulse added. Table 3: Not for new design: T7 process only, software protection scheme truth table (sectors 0 and 15) applies to T7Y process only. Software protection scheme figure removed. B3 and b2 apply to T7Y process only in Table 8: Status register format, Table 10: Lock registers added, Table 11 applies to T7Y process only. Table 12: Lock register in added, Table 13 applies to T7Y process only. Protection always prevails: applies to T7Y process only. T_{LEAD} added and V_{IO} max changed in Table 16: Absolute maximum ratings M25PE80 products processed in T9HX process added to datasheet: – $\overline{WP}$ pin replaces $\overline{TSL}$ (T7Y technology), see Section 2.6: Write protect (W) or top sector lock (TSL) – Write status register (WRSR) and Subsector erase (SSE) instructions added for T9HX process – subsector protection granularity removed in T9HX process, still exists in T7Y process – Table 5: Memory organization updated to show subsectors – Status register BP2, BP1, BP0 bits and SRWD bit added.
15-Jan-2007	6	SPM2 description and Table 4: Protected area sizes added in Section 4.8: Protection modes. VFQFPN8 package specifications updated (see Table 27 and Figure 30). small text changes.
09-Apr-2008	7	Removed 'low voltage' from the title. Updated the value for the maximum clock frequency (from 50 to 75 MHz) through the document. Added: QFN8L package, Table 21: DC characteristics (75 MHz operation (T9HX (0.11 μm process), Table 24: AC characteristics (75 MHz operation, T9HX (0.11 μm) process), and ECOPACK® text in Section 12: Package mechanical. Modified: Table 20: DC characteristics, Table 4: Bus master and memory devices on the SPI bus, and Section 6.3: Read identification (RDID). Applied Numonyx branding.

Please Read Carefully:

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at <http://www.numonyx.com>.

Numonyx StrataFlash is a trademark or registered trademark of Numonyx or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 11/5/7, Numonyx, B.V., All Rights Reserved.