# 1-Mbit (64K x 16) Static RAM 

## Features

- Temperature Ranges
— Commercial: $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
- Industrial: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Automotive: $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- High speed
$-\mathrm{t}_{\mathrm{AA}}=10 \mathrm{~ns}$ (Commercial \& Industrial)
$-t_{A A}=15$ ns (Automotive)
- CMOS for optimum speed/power
- Low active power
- 825 mW (max.)
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Available in 44-pin TSOP II and 400-mil SOJ
- Also available in Lead (Pb)-Free 44-pin TSOP II


## Functional Description ${ }^{[1]}$

The CY7C1021B/10211B is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins ( $\mathrm{I} / \mathrm{O}_{1}$ through $\mathrm{I} / \mathrm{O}_{8}$ ), is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $A_{15}$ ). If Byte High Enable ( $\left.\overline{\mathrm{BHE}}\right)$ is LOW, then data from I/O pins ( $\mathrm{I} / \mathrm{O}_{9}$ through $\mathrm{I} / \mathrm{O}_{16}$ ) is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable ( $\overline{\mathrm{WE}})$ HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on $\mathrm{I} / \mathrm{O}_{1}$ to $\mathrm{I} / \mathrm{O}_{8}$. If Byte High Enable ( $\overline{\mathrm{BHE}}$ ) is LOW, then data from memory will appear on $\mathrm{I} / \mathrm{O}_{9}$ to $\mathrm{I} / \mathrm{O}_{16}$. See the truth table at the back of this data sheet for a complete description of read and write modes.
The input/output pins ( $1 / \mathrm{O}_{1}$ through $\mathrm{I} / \mathrm{O}_{16}$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\mathrm{CE}}$ HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled ( $\overline{\mathrm{BHE}}, \overline{\mathrm{BLE}}$ HIGH), or during a write operation ( $\overline{\mathrm{CE}}$ LOW, and WE LOW).
The CY7C1021B/10211B is available in standard 44-pin TSOP Type II and 400-mil-wide SOJ packages. Customers should use part number CY7C10211B when ordering parts with $10-n s t_{\text {AA }}$, and CY7C1021B when ordering 12- and 15-ns $t_{\text {AA }}$.

## Logic Block Diagram



## Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

CY7C1021B CY7C10211B

## Selection Guide

|  |  | 7C10211B-10 | 7C1021B-12 | 7C1021B-15 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 10 | 12 | 15 |
| Maximum Operating Current (mA) | Com'I / Ind'। | 150 | 140 | 130 |
|  | Automotive | - | - | 150 |
| Maximum CMOS Standby Current (mA) | Com'I / Ind'l | 10 | 10 | 10 |
|  | Automotive | - | - | 15 |
|  | L Version | 0.5 | 0.5 | 0.5 |

## Pin Configurations

## SOJ / TSOP II

 Top View| op View |  |  |
| :---: | :---: | :---: |
| $\mathrm{A}_{4} \mathrm{C}_{1}$ | 44 | $\mathrm{A}_{5}$ |
| $\mathrm{A}_{3} \mathrm{C}_{2}$ | 43 | $\mathrm{A}_{6}$ |
| $\mathrm{A}_{2} \mathrm{~B}^{3}$ | 42 | $\mathrm{A}_{7}$ |
| $\mathrm{A}_{1} \mathrm{C}_{4}$ | 41 | $\bigcirc \mathrm{OE}$ |
| $\mathrm{A}_{0} \mathrm{~S}_{5}$ | 40 | $\square$ BHE |
| CE ${ }^{6}$ | 39 | BLE |
| $1 / \mathrm{O}_{1} \mathrm{Cl}_{7}$ | 38 | $\mathrm{I} / \mathrm{O}_{16}$ |
| $1 / \mathrm{O}_{2} \mathrm{C}_{8}$ | 37 | $\mathrm{I} / \mathrm{O}_{15}$ |
| $1 / \mathrm{O}_{3}$ | 36 | $\mathrm{I} / \mathrm{O}_{14}$ |
| $1 / \mathrm{O}_{4}-10$ | 35 | $\mathrm{I} / \mathrm{O}_{13}$ |
| $\mathrm{V}_{\mathrm{CC}}{ }^{11}$ | 34 | $\mathrm{V}_{\text {Ss }}$ |
| $\mathrm{V}_{\text {SS }} \mathrm{C}_{12}$ | 33 | $\square \mathrm{Vcc}$ |
| $1 / \mathrm{O}_{5}$-13 | 32 | $1 / \mathrm{O}_{12}$ |
| $1 / \mathrm{O}_{6} \mathrm{Cl}_{14}$ | 31 | I/O $\mathrm{O}_{11}$ |
| $1 / \mathrm{O}_{7} \mathrm{Cl}_{15}$ | 30 | I/O ${ }_{10}$ |
| $1 / \mathrm{O}_{8} \mathrm{Cl}_{16}$ | 29 | $\mathrm{I} / \mathrm{O}_{9}$ |
| WE 17 | 28 | NC |
| $\mathrm{A}_{15} 18$ | 27 | $\mathrm{A}_{8}$ |
| $\mathrm{A}_{14}{ }^{19}$ | 26 | 7 Ag |
| $\mathrm{A}_{13} 20$ | 25 | $\mathrm{A}_{10}$ |
| $\mathrm{A}_{12}{ }^{21}$ | 24 | $\mathrm{A}_{11}$ |
| NC 22 | 23 | NC |

## Pin Definitions

| Pin Name | SOJ, TSOP-Pin Number | I/O Type | Description |
| :---: | :---: | :---: | :--- |
| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | $1-5,18-21,24-27,42-44$ | Input | Address Inputs used to select one of the address locations. |
| $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{16}$ | $7-10,13-16,29-32$, <br> $35-38$ | Input/Output | Bidirectional Data I/O lines. Used as input or output lines depending <br> on operation. |
| NC | $22,23,28$ | No Connect | No Connects. Not connected to the die. |
| $\overline{\mathrm{WE}}$ | 17 | Input/Control | Write Enable Input, active LOW. When selected LOW, a Write is <br> conducted. When deselected HIGH, a Read is conducted. |
| $\overline{\mathrm{CE}}$ | 6 | Input/Control | Chip Enable Input, active LOW. When LOW, selects the chip. When <br> HIGH, deselects the chip. |
| $\overline{\mathrm{BHE}, \overline{\mathrm{BLE}}}$ | 39,40 | Input/Control | Byte Write Select Inputs, active LOW. $\overline{\mathrm{BLE}}$ controls I/O $\mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{1}, \overline{\mathrm{BHE}}$ <br> controls I/O $\mathrm{O}_{16}-\mathrm{I} / \mathrm{O}_{9}$. |
| $\overline{\mathrm{OE}}$ | 41 | Input/Control | Output Enable, active LOW. Controls the direction of the I/O pins. <br> When LOW, the I/O pins are allowed to behave as outputs. When <br> deasserted HIGH, I/O pins are three-stated, and act as input data <br> pins. |
| $\mathrm{V}_{\mathrm{SS}}$ | 12,34 | Ground | Ground for the device. Should be connected to ground of the <br> system. |
| $\mathrm{V}_{\mathrm{CC}}$ | 11,33 | Power Supply | Power Supply inputs to the device. |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied. $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ to Relative $\mathrm{GND}^{[2]} \ldots .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State ${ }^{[2]}$ $\qquad$ .. -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Input Voltage ${ }^{[2]}$. -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Current into Outputs (LOW)
.20 mA
Electrical Characteristics Over the Operating Range

Static Discharge Voltage........................................... >2001V (per MIL-STD-883, Method 3015) Latch-Up Current. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature $\left(\mathbf{T}_{\mathbf{A}}\right)^{[3]}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Automotive | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |


| Parameter | Description | Test Conditions |  | 7C10211B-10 |  | 7C1021B-12 |  | 7C1021B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | 6.0 | 2.2 | 6.0 | 2.2 | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[2]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{I}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | Com'l / Ind'l | -1 | +1 | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
|  |  |  | Automotive | - | - | - | - | -4 | +4 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | Com'l / Ind'I | -1 | +1 | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
|  |  |  | Automotive | - | - | - | - | -4 | +4 | $\mu \mathrm{A}$ |
| los | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -300 |  | -300 |  | -300 | mA |
| ICC | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \\ & \mathrm{~mA}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l / Ind'l |  | 150 |  | 140 |  | 130 | mA |
|  |  |  | Automotive |  | - |  | - |  | 150 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE Power-Down Current-TTL Inputs | $\begin{aligned} & \text { Max. } V_{C C}, \overline{C E} \geq V_{I H} \\ & V_{I N} \geq V_{I H} \text { or } V_{I N} \leq V_{I L}, f \\ & =f_{M A X} \end{aligned}$ | Com'l / Ind'l |  | 40 |  | 40 |  | 40 | mA |
|  |  |  | Automotive |  | - |  | - |  | 50 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-Down Current-CMOS Inputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}- \\ & 0.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ | Com'l / Ind'l |  | 10 |  | 10 |  | 10 | mA |
|  |  |  | Automotive |  | - |  | - |  | 15 | mA |
|  |  |  | L Version |  | 0.5 |  | 0.5 |  | 0.5 | mA |

## Thermal Resistance ${ }^{[5]}$

| Parameter | Description | Test Conditions | 44-lead SOJ | 44-lead TSOP-II | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance (Junction to Ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51. | 64.32 | 76.89 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{\mathrm{Jc}}$ | Thermal Resistance (Junction to Case) |  | 31.03 | 14.28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Notes:

2. $\mathrm{V}_{\mathrm{IL}}(\min )=.-2.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}(\max )=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ for pulse durations of less than 20 ns .
3. $\mathrm{T}_{\mathrm{A}}$ is the "Instant On" case temperature.
4. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## Capacitance ${ }^{[5]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

## AC Test Loads and Waveforms




Switching Characteristics ${ }^{[6]}$ Over the Operating Range

| Parameter | Description | 7C10211B-10 |  | 7C1021B-12 |  | 7C1021B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 5 |  | 6 |  | 7 | ns |
| tlzoe | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 0 |  | 0 |  | 0 |  | ns |
| thZOE | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 5 |  | 6 |  | 7 | ns |
| tlzCe | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 5 |  | 6 |  | 7 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE LOW }}$ to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 10 |  | 12 |  | 15 | ns |
| $t_{\text {dBE }}$ | Byte Enable to Data Valid |  | 5 |  | 6 |  | 7 | ns |
| $\mathrm{t}_{\text {LZBE }}$ | Byte Enable to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZBE }}$ | Byte Disable to High Z |  | 5 |  | 6 |  | 7 | ns |
| Write Cycle ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 8 |  | 9 |  | 10 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 7 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 5 |  | 6 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |

## Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{IOH}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$, thZOE is less than $t_{\text {LZOE }}$, and $t_{H Z W E}$ is less than $t_{\text {LZWE }}$ for any given device
8. $t_{\text {HZOE }}, t_{\text {HZBE }}$, $t_{\text {HZCE }}$, and $t_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW, $\overline{W E}$ LOW and $\overline{B H E} / \overline{B L E}$ LOW. $\overline{C E}, \overline{W E}$ and $\overline{B H E} / \overline{\text { BLE }}$ must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

Switching Characteristics ${ }^{[6]}$ Over the Operating Range (continued)

| Parameter | Description | 7C10211B-10 |  | 7C1021B-12 |  | 7C1021B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tlzwe | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $t_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High ${ }^{\text {[7, 8] }}$ |  | 5 |  | 6 |  | 7 | ns |
| $t_{\text {b }}$ w | Byte Enable to End of Write | 7 |  | 8 |  | 9 |  | ns |

## Switching Waveforms

Read Cycle No. $1{ }^{[10,11]}$


Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) $[11,12]$


## Notes:

10. Device is continuously selected. $\overline{O E}, \overline{C E}, \overline{B H E}$ and/or $\overline{\mathrm{BHE}}=\mathrm{V}_{\mathrm{IL}}$.
11. WE is HIGH for read cycle.

Write Cycle No. 1 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[13,14]}$


Write Cycle No. 2 ( $\overline{\text { BLE }}$ or $\overline{\mathrm{BHE}}$ Controlled)


## Notes

12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. Data $I / O$ is high impedance if $\overline{O E}$ or $\overline{B H E}$ and/or $\overline{B L E}=V_{I H}$.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ going HIGH , the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 3 ( $\overline{\text { WE }}$ Controlled, LOW)


## Truth Table

| $\overline{C E}$ | $\overline{\mathrm{OE}}$ | WE | BLE | BHE | $\mathrm{l} / \mathrm{O}_{1}-1 / \mathrm{O}_{8}$ | $\mathrm{I} / \mathrm{O}_{9}-1 / \mathrm{O}_{16}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | High Z | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | L | H | L | L | Data Out | Data Out | Read - All bits | Active ( $\mathrm{I}_{\text {c }}$ ) |
|  |  |  | L | H | Data Out | High Z | Read - Lower bits only | Active (1cc) |
|  |  |  | H | L | High Z | Data Out | Read - Upper bits only | Active ( $\mathrm{ICC}^{\text {) }}$ |
| L | X | L | L | L | Data In | Data In | Write - All bits | Active ( $\mathrm{I}_{\text {c }}$ ) |
|  |  |  | L | H | Data In | High Z | Write - Lower bits only | Active ( $\mathrm{ICC}^{\text {) }}$ |
|  |  |  | H | L | High Z | Data In | Write - Upper bits only | Active ( $\mathrm{l}_{\mathrm{CC}}$ ) |
| L | H | H | X | X | High Z | High Z | Selected, Outputs Disabled | Active ( $\mathrm{I}_{\mathrm{cc}}$ ) |
| L | X | X | H | H | High Z | High Z | Selected, Outputs Disabled | Active (1cc) |

## Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 10 | CY7C10211B-10VC | V34 | 44-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C10211B-10ZC | Z44 | 44-Lead TSOP Type II | Commercial |
|  | CY7C10211BL-10ZC | Z44 | 44-Lead TSOP Type II | Commercial |
| 12 | CY7C1021B-12VC | V34 | 44-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1021B-12VI | V34 | 44-Lead (400-Mil) Molded SOJ | Industrial |
|  | CY7C1021BL-12VC | V34 | 44-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1021B-12ZC | Z44 | 44-Lead TSOP Type II | Commercial |
|  | CY7C1021B-12ZI | Z44 | 44-Lead TSOP Type II | Industrial |
|  | CY7C1021BL-12ZC | Z44 | 44-Lead TSOP Type II | Commercial |

Ordering Information (continued)

| Speed (ns) | Ordering Code | Package | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | CY7C1021B-15VC | V34 | 44-pin (400-Mil) Molded SOJ | Commercial |
|  | CY7C1021B-15VI | V34 | 44-pin (400-Mil) Molded SOJ | Industrial |
|  | CY7C1021BL-15VC | V34 | 44-pin (400-Mil) Molded SOJ | Commercial |
|  | CY7C1021B-15VE | V34 | 44-pin (400-Mil) Molded SOJ | Automotive |
|  | CY7C1021B-15ZC | Z44 | 44-pin TSOP Type II | Commercial |
|  | CY7C1021B-15ZXC | Z44 | Lead (Pb)-Free, 44-pin TSOP Type II | Commercial |
|  | CY7C1021B-15ZI | Z44 | 44-pin TSOP Type II | Industrial |
|  | CY7C1021BL-15ZC | Z44 | 44-pin TSOP Type II | Commercial |
|  | CY7C1021B-15ZE | Z44 | 44-pin TSOP Type II | Automotive |

## Package Diagrams

44-Lead (400-Mil) Molded SOJ V34


Package Diagrams (continued)

## 44-Pin TSOP II Z44



IDP VIEW


51-85087-*A

All products and company names mentioned in this document may be the trademarks of their respective holders.

## Document History Page

| Document Title: CY7C1021B/CY7C10211B 64K x 16 Static RAM <br> Document Number: 38-05145 |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| REV. | ECN NO. | Issue Date | Orig. of <br> Change | Description of Change |
| ${ }^{* *}$ | 109889 | $09 / 22 / 01$ | SZV | Change from Spec number: 38-00951 to 38-05145 |
| ${ }^{*}$ A | 238454 | See ECN | RKF | 1) Added Automotive Specs to Data Sheet <br> 2) Added Pb-Free device offering in the Ordering Information |

